AD679KN(RevD) View Datasheet(PDF) - Analog Devices
Part Name
Description
Manufacturer
AD679KN Datasheet PDF : 16 Pages
| |||
AD679
INPUT CONNECTIONS AND CALIBRATION
The high (10 MΩ) input impedance of the AD679 eases the
task of interfacing to high source impedances or multiplexer
channel-to-channel mismatches of up to 300 Ω. The 10 V p-p
full-scale input range accepts the majority of signal voltages
without the need for voltage divider networks that could deterio-
rate the accuracy of the ADC.
The AD679 is factory trimmed to minimize offset, gain, and
linearity errors. In unipolar mode, the only external component
that is required is a 50 Ω Ϯ1% resistor. Two resistors are required
in bipolar mode. If offset and gain are not critical (as in some ac
applications), even these components can be eliminated.
In some applications, offset and gain errors need to be trimmed
out completely. The following sections describe the correct pro-
cedure for these various situations.
Bipolar Range Inputs
The connections for the bipolar mode are shown in Figure 5. In
this mode, data output coding is twos complement binary. This
circuit allows approximately Ϯ25 mV of offset trim range (Ϯ40
LSB) and Ϯ0.5% of gain trim range (Ϯ80 LSB).
Either or both of the trim pots can be replaced with 50 Ω Ϯ1%
fixed resistors if the AD679 accuracy limits are sufficient for
application. If the pins are shorted together, the additional offset
and gain error is approximately 80 LSB.
To trim bipolar zero to its nominal value, apply a signal 1/2 LSB
below midrange (–0.305 mV for a Ϯ5 V range) and adjust R1
until the major carry transition is located (11 1111 1111 1111 to
00 0000 0000 0000). To trim the gain, apply a signal 1 1/2 LSB
below full scale (+4.9991 V for a Ϯ5 V range) and adjust R2 to
give the last positive transition (01 1111 1111 1110 to 01 1111
1111 1111). These trims are interactive so several iterations may
be necessary for convergence.
A single pass calibration can be done by substituting a bipolar
offset trim (error at minus full scale) for the bipolar zero trim
(error at midscale) using the same circuit. First, apply a
signal 1/2 LSB above minus full scale (–4.9997 V for a Ϯ5 V
range) and adjust R1 until the minus full-scale transition is lo-
cated (10 0000 0000 0000 to 10 000 000 0001). Then perform
the gain error trim as outlined above.
Unipolar Range Inputs
Offset and gain errors can be trimmed out by using the configu-
ration shown in Figure 6. This circuit allows approximately
Ϯ25 mV of offset trim range (Ϯ40 LSB) and Ϯ0.5% of gain
trim range (Ϯ80 LSB).
The nominal offset is 1/2 LSB so that the analog range that cor-
responds to each code is centered in the middle of that code
(halfway between the transitions to the codes above and below
it). Thus the first transition (from 00 0000 0000 0000 to 00
0000 0000 0001) should nominally occur for an input level of
+1/2 LSB (0.305 mV above ground for a 10 V range). To trim
unipolar zero to this nominal value, apply a 0.305 mV signal to
AIN and adjust R1 until the first transition is located.
The gain trim is done by adjusting R2. If the nominal value is
required, apply a signal 1 1/2 LSB below full scale (9.9997 V for
a 10 V range) and adjust R2 until the last transition is located
(11 1111 1111 1110 to 11 1111 1111 1111).
If offset adjustment is not required, BIPOFF should be con-
nected directly to AGND. If gain adjustment is not required, R2
should be replaced with a fixed 50 Ω Ϯ1% metal film resistor. If
REFOUT is connected directly to REFIN, the additional gain
error is approximately 1%.
Figure 6. Unipolar Input Connections with Gain and
Offset Trims
REFERENCE DECOUPLING
It is recommended that a 10 µF tantalum capacitor be con-
nected between REFIN (Pin 9) and ground. This has the effect
of improving the S/N+D ratio through filtering possible broad-
band noise contributions from the voltage reference.
Figure 5. Bipolar Input Connections with Gain and
Offset Trims
BOARD LAYOUT
Designing with high resolution data converters requires careful
attention to board layout. Trace impedance is a significant issue.
A 1.22 mA current through a 0.5 Ω trace will develop a voltage
drop of 0.6 mV, which is 1 LSB at the 14-bit level for a 10 V
full-scale span. In addition to ground drops, inductive and
capacitive coupling need to be considered, especially when high
accuracy analog signals share the same board with digital signals.
Finally, power supplies need to be decoupled in order to filter
out ac noise.
Analog and digital signals should not share a common path.
Each signal should have an appropriate analog or digital return
routed close to it. Using this approach, signal loops enclose a
small area, minimizing the inductive coupling of noise. Wide PC
tracks, large gauge wire, and ground planes are highly recom-
mended to provide low impedance signal paths. Separate analog
–10–
REV. D
|
|
Share Link: 