AD5262B50 View Datasheet(PDF) - Analog Devices
Part Name
Description
Manufacturer
AD5262B50 Datasheet PDF : 20 Pages
| |||
AD5260/AD5262
VO, ID, and VD are interdependent variables. With proper selection
of R2B, an equilibrium will be reached such that VO converges. R2B
can be in series with a discrete resistor to increase the amplitude,
but the total resistance cannot be too large to saturate the output.
In both circuits in Figures 21 and 22, the frequency tuning requires
that both RDACs be adjusted to the same settings. Since the two
channels will be adjusted one at a time, an intermediate state will
occur that may not be acceptable for certain applications. As a
result, different devices can also be used in daisy-chained mode so
that parts can be programmed to the same setting simultaneously.
FREQUENCY
ADJUSTMENT
C
R
VP 2.2nF 10k⍀
C
2.2nF
B
R
10k⍀ W
A
AB
+5V
W
U1
OP1177
VO
AD5262
R1 = R1 = R2B = AD5262
D1 = D2 = 1N4148
VN
R1
1k⍀
–5V
R2A
R2B 2.1k⍀ D1
10k⍀
BA
D2
W
AMPLITUDE
ADJUSTMENT
Figure 22. Programmable Oscillator with
Amplitude Control
Resistance Scaling
The AD5260/AD5262 offer 20 kW, 50 kW, and 200 kW nominal
resistance. For users who need lower resistance and still maintain the
numbers of step adjustment, they can parallel multiple devices. For
example, Figure 23 shows a simple scheme of paralleling both
channels of the AD5262. To adjust half of the resistance linearly
per step, users need to program both channels coherently with
the same settings.
VDD
A1
A2
W1
W2
B1
B2
LD
Figure 23. Reduce Resistance by Half with Linear
Adjustment Characteristics
In voltage divider mode, a much lower resistance can be achieved
by paralleling a discrete resistor as shown in Figure 24. The equiva-
lent resistance becomes:
( ) D
R WB _ eq = 256 R1 §§ R2 + R W
(16)
( ) R WA_ eq
=
ÊËÁ1 -
Dˆ
256 ¯˜
R1 §§ R2
+ RW
(17)
A
R2
R1
W
B
R2 << R1
Figure 24. Lowering the Nominal Resistance
Figures 23 and 24 show that the digital potentiometers change steps
linearly. On the other hand, log taper adjustment is usually pre-
ferred in applications like audio control. Figure 25 shows another
way of resistance scaling. In this circuit, the smaller the R2 with
respect to RAB, the more the pseudo-log taper characteristic behaves.
Vi
AW
R1
VO
B
R2
Figure 25. Resistor Scaling with Log Adjustment
Characteristics
RDAC CIRCUIT SIMULATION MODEL
The internal parasitic capacitances and the external capacitive
loads dominate the ac characteristics of the RDACs. Configured
as a potentiometer divider, the –3 dB bandwidth of the AD5260
(20 kW resistor) measures 310 kHz at half scale. TPC 20 provides
the large signal BODE plot characteristics of the three available
resistor versions 20 kW, 50 kW, and 200 kW. A parasitic simulation
model is shown in Figure 26. Listing I provides a macro model
net list for the 20 kW RDAC.
A
CA
25pF
RDAC
20k⍀
CW
B
CB
25pF
55pF
W
Figure 26. RDAC Circuit Simulation Model for RDAC = 20 kW
Listing I. Macro Model Net List for RDAC
PARAM D=256, RDAC=20E3
*
SUBCKT DPOT (A,W,B)
*
CA
A
0
25E-12
RWA A
W
{(1-D/256)*RDAC+60}
CW
W
0
55E-12
RWB W
B
{D/256*RDAC+60}
CB
B
0
25E-12
*
.ENDS DPOT
REV. 0
–17–
|
|
Share Link: 