5962G9684503VXX View Datasheet(PDF) - Aeroflex Corporation
Part Name
Description
Manufacturer
5962G9684503VXX Datasheet PDF : 21 Pages
| |||
Standard Products
UT7C138/139 4Kx8/9 Radiation-Hardened
Dual-Port Static RAM with Busy Flag
Data Sheet
January 2002
FEATURES
q 45ns and 55ns maximum address access time
q Asynchronous operation for compatibility with industry-
standard 4K x 8/9 dual-port static RAM
q CMOS compatible inputs, TTL/CMOS compatible output
levels
q Three-state bidirectional data bus
q Low operating and standby current
q Radiation-hardened process and design; total dose
irradiation testing to MIL-STD-883 Method 1019
- Total-dose: 1.0E6 rads(Si)
- Memory Cell LET threshold: 85 MeV-cm2/mg
- Latchup immune (LET >100 MeV-cm2/mg)
q QML Q and QML V compliant part
q Packaging options:
- 68-lead Flatpack
- 68-pin PGA
q 5-volt operation
q Standard Microcircuit Drawing 5962-96845
R/ WL
CE L
OEL
INTRODUCTION
The UT7C138 and UT7C139 are high-speed radiation-
hardened CMOS 4K x 8 and 4K x 9 dual-port static RAMs.
Arbitration schemes are included on the UT7C138/139 to
handle situations when multiple processors access the same
memory location. Two ports provide independent,
asynchronous access for reads and writes to any location in
memory. The UT7C138/139 can be utilized as a stand-alone
32/36-Kbit dual-port static RAM or multiple devices can be
combined in order to function as a 16/18-bit or wider master/
slave dual-port static RAM. For applications that require
depth expansion, the BUSY pin is open-collector allowing
for wired OR circuit configuration. An M/S pin is provided
for implementing 16/18-bit or wider memory applications
without the need for separate master and slave devices or
additional discrete logic. Application areas include
interprocessor/multiprocessor designs, communications,
and status buffering.
Each port has independent control pins: chip enable (CE),
read or write enable (R/W), and output enable ( OE). BUSY
signals that the port is trying to access the same location
currently being accessed by the other port.
R/ WR
CE R
OER
A11L
A10L
I/O 8L (7C139)
I/O 7L
I/O 0L
BUSYL
A9L
A0L
COL
SEL
COLUMN
I/O
COLUMN
I/O
COL
SEL
ROW
SELECT
MEMORY
ARRAY
M/S
ARBITRATION
Figure 1. Logic Block Diagram
ROW
SELECT
A11R
A10R
I/O8R (7C139)
I/O7R
I/O0R
BUSY R
A9R
A0R
|
|
Share Link: 