QL6325-E View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

Manufacturer

QL6325-E

FPGA Combining Performance, Density, and Embedded RAM

QuickLogic Corporation 

QL6325E Eclipse-E Data Sheet Rev. F

Figure 32: RAM Cell Synchronous Write Timing

WCLK

WA

WD

WE

RD

tSWA

tHWA

tSWD

tHWD

tSWE

old data

tHWE

tWCRD

new data

Table 16: RAM Cell Synchronous and Asynchronous Read Timing

Symbol

Parameter

RAM Cell Synchronous Read Timing

tSRA

RA setup time to RCLK: time the READ ADDRESS must be stable before the

active edge of the READ CLOCK

tHRA

RA hold time to RCLK: time the READ ADDRESS must be stable after the active

edge of the READ CLOCK

tSRE

RE setup time to WCLK: time the READ ENABLE must be stable before the active

edge of the READ CLOCK

tHRE

RE hold time to WCLK: time the READ ENABLE must be stable after the active

edge of the READ CLOCK

tRCRD

RCLK to RD: time between the active READ CLOCK edge and the time when the

data is available at RD

RAM Cell Asynchronous Read Timing

rPDRD

RA to RD: time between when the READ ADDRESS is input and when the DATA

is output

Value

Min

Max

0.43 ns

-

0 ns

-

0.21 ns

-

0 ns

-

-

2.25 ns

-

1.99 ns

© 2005 QuickLogic Corporation

www.quicklogic.com

•

•••

••

29

Share Link: