DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

5962F9211804QZX View Datasheet(PDF) - Aeroflex UTMC

Part Name
Description
Manufacturer
5962F9211804QZX Datasheet PDF : 177 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Bit
Number
13
12
11
10
9-7
6
5
4
3
2
1
0
MMnneemmoonniicc
SRST
CHAEN
CHBEN
ETCE
--
BUFR
N/A
BCEN
DYNBC
PPEN
INTEN
XMTSW
DescriptiDonescription
Software Reset. Assertion of this bit immediately places the SµΜΜIT into a
software reset. The software reset (which takes 5µs to execute), like MRST,
clears all internal logic.
Note: During auto-initialization this bit should not be loaded with a logic one.
SRST will only function after READYB is asserted.
Channel A Enable. Setting this bit enables Channel A operation. If negated, the
SRT does not recognize commands received over Channel A.
Channel B Enable. Setting this bit enables Channel B operation. If negated, the
SRT does not recognize commands received over Channel B.
External Timer Clock Enable. Assertion of this bit to a logic one allows the
external timer clock input to supply stimulus to the internal time-tag counter.
Refer to section 2.1.8 for additional information.
Note: The user can only change the clock frequency before starting the device
(i.e., setting bit 15 of Register 0 to a logic one).
See section 5, Enhanced SµMMIT Family Operation for additional information.
Buffer Mode Enable. Assertion of this bit enables the buffer mode of operation.
For more detailed information on this feature refer to sections 9.1.5 or 9.2.3.
Not Applicable.
Broadcast Enable. Assertion of this bit enables the SRT broadcast option.
Negation of this bit enables remote terminal address 31 as a unique remote
terminal address.
Dynamic Bus Control Acceptance. This bit controls the SRT’s ability to accept
the dynamic bus control mode code. Assertion of this bit allows the SRT to
respond to a dynamic bus control mode code with status word bit 18 set to a
logic one. Negation of this bit prevents the assertion of status word bit 18 upon
reception of the dynamic mode code.
Ping-Pong Enable. Assertion of this bit enables the ping-pong buffer feature of
the SRT and disables the message indexing feature. Negation of this bit disables
the ping-pong feature and enables the message indexing feature. See section 5,
Enhanced SµMMIT Family Operation for additional information.
Interrupt Log Enable. Assertion of this bit enables the SµΜΜIT interrupt logging
feature. Negation of this bit prevents the logging of interrupts.
Transmit Status Word. Assertion of this bit allows the SRT to automatically
execute the TRANSMIT STATUS WORD mode code when configured for MIL-
STD-1553A mode operation. Refer to section 2.9 for additional information.
SµMMIT FAMILY
7
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]