EP9307-CR(2005) View Datasheet(PDF) - Cirrus Logic

Part Name

Description

Manufacturer

EP9307-CR
(Rev.:2005)

ARM9 SOC with Ethernet, USB, Display, and Touchscreen

Cirrus Logic 

EP9307

ARM9 SOC with Ethernet, USB, Display and Touchscreen

List of Figures

Figure 1. Timing Diagram Drawing Key ................................................................................. 14

Figure 2. SDRAM Load Mode Register Cycle Timing Measurement ..................................... 15

Figure 3. SDRAM Burst Read Cycle Timing Measurement ................................................... 16

Figure 4. SDRAM Burst Write Cycle Timing Measurement ................................................... 17

Figure 5. SDRAM Auto Refresh Cycle Timing Measurement ................................................ 18

Figure 6. Static Memory Single Word Read Cycle Timing Measurement .............................. 19

Figure 7. Static Memory Single Word Write Cycle Timing Measurement .............................. 20

Figure 8. Static Memory Multiple Word Read 8 Bit Cycle Timing Measurement ................... 21

Figure 9. Static Memory Multiple Word Write 8 bit Cycle Timing Measurement .................... 22

Figure 10. Static Memory Multiple Word Read 16 Bit Cycle Timing Measurement ............... 23

Figure 11. Static Memory Multiple Word Write 16 bit Cycle Timing Measurement ................ 24

Figure 12. Static Memory Burst Read Cycle Timing Measurement ....................................... 25

Figure 13. Static Memory Single Read Wait Cycle Timing Measurement ............................. 26

Figure 14. Static Memory Single Write Wait Cycle Timing Measurement .............................. 27

Figure 15. Static Memory Turnaround Cycle Timing Measurement ....................................... 28

Figure 16. Ethernet MAC Timing Measurement ..................................................................... 30

Figure 17. SPI Single Transfer Timing Measurement ............................................................ 32

Figure 18. Microwire Frame Format, Single Transfer ............................................................ 32

Figure 19. SPI Format with SPH=1 Timing Measurement ..................................................... 33

Figure 20. Inter-IC Sound (I2S) Timing Measurement ........................................................... 34

Figure 21. AC ‘97 Configuration Timing Measurement .......................................................... 35

Figure 22. LCD Timing Measurement .................................................................................... 36

Figure 23. ADC Transfer Function ......................................................................................... 37

Figure 24. JTAG Timing Measurement .................................................................................. 38

Figure 25. 272 Pin TFBGA Diagram ...................................................................................... 39

Figure 26. 272 Pin TFBGA Pinout .................................................................................... 41

4

©Copyright 2005 Cirrus Logic (All Rights Reserved)

DS667PP4

Share Link: