S-1167 View Datasheet(PDF) - Seiko Instruments Inc
Part Name
Description
Manufacturer
S-1167
Seiko Instruments Inc
S-1167 Datasheet PDF : 31 Pages
| |||
ULTRA LOW CURRENT CONSUMPTION, HIGH RIPPLE REJECTION AND LOW DROPOUT CMOS VOLTAGE REGULATOR
S-1167 Series
Rev.2.3_00
3. Shutdown Pin (ON / OFF Pin)
This pin starts and stops the regulator.
When the ON / OFF pin is set to the shutdown level, the operation of all internal circuits stops, and the built-in P-
channel MOS FET output transistor between the VIN pin and VOUT pin is turned off to substantially reduce the
current consumption. The VOUT pin becomes the VSS level due to the internally divided resistance of several MΩ
between the VOUT pin and VSS pin.
The structure of the ON / OFF pin is as shown in Figure 13. Since the ON / OFF pin is neither pulled down nor
pulled up internally, do not use it in the floating state. In addition, note that the current consumption increases if a
voltage of 0.3 V to VIN − 0.3 V is applied to the ON / OFF pin. When the ON / OFF pin is not used, connect it to the
VSS pin if the product type is “A” and to the VIN pin if it is “B”.
Product Type
A
A
B
B
ON / OFF Pin
“L” : Power on
“H” : Power off
“L” : Power off
“H” : Power on
Table 7
Internal Circuit
Operaing
Stopped
Stopped
Operaing
VOUT Pin Voltage
Set value
VSS level
VSS level
Set value
Current Consumption
ISS1
ISS2
ISS2
ISS1
VIN
ON / OFF
VSS
Figure 13
14
Seiko Instruments Inc.
|
|
Share Link: