L6258EA
Block diagram
Table 4.
Electrical characteristics (continued)
(VS = 40V; VDD = 5V; Tj = 25°; unless otherwise specified.)
Parameter
Description
Test condition
Min. Typ.
Max. Unit
ΔTSD-H
TSD
fosc
Shut down hysteresis
Thermal shutdown
Triangular oscillator
frequency(1)
CFREF = 1nF
25
°C
150
°C
12.5 15 18.5 KHz
TRANSISTORS
IDSS Leakage current
Rds(on) On resistance
Vf
Flywheel diode voltage
CONTROL LOGIC
OFF State
ON state
If =1.0A
500 μA
0.6 0.75 W
1
1.4 V
Vin(H) lnput voltage
All Inputs
2
VDD
V
Vin(L)
Iin
Idis
Vref1/ref2
Input voltage
Input current (2)
Disable pin input current
Reference voltage
All inputs
0 < Vin < 5V
Operating
0
-150
-10
0
0.8 V
+10 μA
+150 μA
(3)
V
Iref
Vref terminal input current
Vref = 1.25
-2
5
μA
FI =
Vref/Vsense
PWM loop transfer ratio
2
VFS DAC full scale precision Vref = 2.5V I0/I1/I2/I3 = L 1.23
1.34 V
Voffset Current loop offset
Vref = 2.5V I0/I1/I2/I3 = H -30
Vref = 2V I0/I1/I2/I3 = H;
-60
Tj = -40 to 125°C
+30 mV
+60 mV
DAC factor ratio
Normalized @ full scale
value
-2
+2 %
SENSE AMPLIFIER
Vcm
lnput common mode
voltage range
Iinp
Input bias
ERROR AMPLIFIER
sense1/sense2
-0.7
-200
VS+0.7 V
0
μA
GV
SR
GBW
Open loop voltage gain
Output slew rate
Gain bandwidth product
Open loop
70
dB
0.2
V/μs
400
kHz
1. Chopping frequency is twice fosc value.
2. This is true for all the logic inputs except the disable input.
3. If Tj is inside the range -40 to -10°C then Vref max is 2V+0.5V·(Tj + 40°C)/30°C. If Tj is greater than -10°C
then Vref max is 2.5V.
9/32