A42MX09-3PL100B View Datasheet(PDF) - Microsemi Corporation
Part Name
Description
Manufacturer
A42MX09-3PL100B Datasheet PDF : 142 Pages
| |||
40MX and 42MX FPGA Families
Revision 11
Features
High Capacity
• Single-Chip ASIC Alternative
• 3,000 to 54,000 System Gates
• Up to 2.5 kbits Configurable Dual-Port SRAM
• Fast Wide-Decode Circuitry
• Up to 202 User-Programmable I/O Pins
High Performance
• 5.6 ns Clock-to-Out
• 250 MHz Performance
• 5 ns Dual-Port SRAM Access
• 100 MHz FIFOs
• 7.5 ns 35-Bit Address Decode
Product Profile
Device
Capacity
System Gates
SRAM Bits
Logic Modules
Sequential
Combinatorial
Decode
Clock-to-Out
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Maximum Flip-Flops
Clocks
User I/O (maximum)
PCI
Boundary Scan Test (BST)
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
CQFP
PBGA
A40MX02
3,000
–
–
295
–
9.5 ns
–
–
147
1
57
–
–
44, 68
100
80
–
–
–
A40MX04
6,000
–
–
547
–
9.5 ns
–
–
273
1
69
–
–
44, 68, 84
100
80
–
–
–
HiRel Features
• Commercial, Industrial, Automotive, and Military
Temperature Plastic Packages
• Commercial, Military Temperature, and MIL-STD-883
Ceramic Packages
• QML Certification
• Ceramic Devices Available to DSCC SMD
Ease of Integration
• Mixed-Voltage Operation (5.0V or 3.3V for core and
I/Os), with PCI-Compliant I/Os
• Up to 100% Resource Utilization and 100% Pin Locking
• Deterministic, User-Controllable Timing
• Unique In-System Diagnostic and Verification Capability
with Silicon Explorer II
• Low Power Consumption
• IEEE Standard 1149.1 (JTAG) Boundary Scan Testing
A42MX09
A42MX16
A42MX24
14,000
–
24,000
–
36,000
–
348
336
–
5.6 ns
624
608
–
6.1 ns
954
912
24
6.1 ns
–
–
–
348
624
954
516
928
1,410
2
2
2
104
140
176
–
–
Yes
–
–
Yes
84
100, 160
100
176
–
–
84
100, 160, 208
100
176
–
–
84
160, 208
–
176
–
–
A42MX36
54,000
2,560
1,230
1,184
24
6.3 ns
10
1,230
1,822
6
202
Yes
Yes
–
208, 240
–
–
208, 256
272
May 2012
i
© 2012 Microsemi Corporation
|
|
Share Link: 