5962G8957701ZC View Datasheet(PDF) - Aeroflex UTMC

Part Name

Description

Manufacturer

5962G8957701ZC

BCRTM

Aeroflex UTMC 

CONTROL SIGNALS

NAME

RD

WR

CS

AEN

PIN NUMBER

LCC

PGA

61

B7

60

C7

62

A7

66

A5

TYPE ACTIVE

DESCRIPTION

TI

AL Read. The host uses this in conjunction with CS to read an

internal BCRTM register.

TI

AL Write. The host uses this in conjunction with CS to write to an

internal BCRTM register.

TI

AL Chip Select. This selects the BCRTM when accessing

the BCRTM’s internal register.

TI

AH Address Enable. The host CPU uses AEN to indicate to the

BCRTM that the BCRTM’s address lines can be asserted;

this is a precautionary signal provided to avoid address bus

crash. If not used, it must be tied high.

BCRTSEL 11

LOCK

12

EXTOVR

24

MRST

10

MEMCSO 54

L1

TUI

K2

TUI

L7

TUI

J2

TI

B10

TO

--

BC/RT Select. This selects between either the Bus Con-

troller or Remote Terminal mode. The BC/RT Mode

Select bit in the Control Register overrides this input if

the LOCK pin is not high. This pin is internally

pulled high.

AH

Lock. When set, this pin prevents internal changes

to both the RT address and BC/RT mode select functions.

This pin is internally pulled high.

AL

External Override. Use this in multi-redundant applica-

tions. Upon receipt, the BCRTM aborts all current activ-

ity. EXTOVR should be connected to COMSTR output of

the adjacent BCRTM when used. This pin is internally

pulled high.

AL

Master Reset. This resets all internal state machines,

encoders, decoders, and registers. The minimum pulse

width for a successful Master Reset is 500ns.

Memory Chip Select Out. This is the regenerated

AL MEMCSI input for external RAM during the pseudo-

dual-port RAM mode. The BCRTM also uses it to select

external memory during memory accesses.

MEMCSI

59

A8

TUI

AL Memory Chip Select In. Used in the pseudo-dual-port

RAM mode only, MEMCSI is received from the host and

is propagated through to the MEMCSO.

RRD

53

A11

TO

AL RAM Read. In the pseudo-dual-port RAM mode, the host

uses this signal in conjunction with MEMCSO to read

from external RAM through the BCRTM. It is also the

signal the BCRTM uses to read from memory. It is

asserted following receipt of DMAG. When the BCRTM

performs multiple reads, this signal is pulsed.

RWR

52

C10

TO

AL RAM Write. In the pseudo-dual-port RAM mode, the

CPU and BCRTM use this to write to external RAM. This

signal is asserted following receipt of DMAG. For multi-

ple writes, this signal is pulsed.

BCRTM-8

Share Link: