5962F9655801QXX View Datasheet(PDF) - Aeroflex UTMC
Part Name
Description
Manufacturer
5962F9655801QXX Datasheet PDF : 10 Pages
| |||
Standard Products
UT54ACS165/UT54ACTS165
8-Bit Parallel Shift Registers
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Complementary outputs
Direct overriding load (data) inputs
Gated clock inputs
Parallel-to-serial data conversions
1.2μ CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS165 - SMD 5962-96558
UT54ACTS165 - SMD 5962-96559
DESCRIPTION
The UT54ACS165 and the UT54ACTS165 are 8-bit serial shift regis-
ters that, when clocked, shift the data toward serial output QH. Parallel-
in access to each stage is provided by eight individual data inputs that
are enabled by a low level at the SH/LD input. The devices feature a
clock inhibit function and a complemented serial output QH .
Clocking is accomplished by a low-to-high transition of the CLK input
while SH/LD is held high and CLK INH is held low. The functions of
the CLK and CLK INH (clock inhibit) inputs are interchangeable. Since
a low CLK input and a low-to-high transition of CLK INH will also
accomplish clocking, CLK INH should be changed to the high level
only while the CLK input is high. Parallel loading is disabled when
SH/LD is held high. Parallel inputs to the registers are enabled while
SH/LD is low independently of the levels of CLK, CLK INH or SER
inputs.
The devices are characterized over full military temperature range of
-55°C to +125°C.
FUNCTION TABLE
INPUTS
INTERNAL OUTPUTS
OUTPUTS
SH/ CLK CLK SER PARALLEL
LD INH
A . . . H QA QB QH QH
L X X X a ... h a b h h
HLLX
X
QA QB QH QH
HL ↑H
X
H QA QG QG
HL ↑ L
X
L QA QG QG
HHXX
X
QA QB QH QH
Note:
1. Qn = The state of the referenced output one setup time prior to the Low-to-
High clock transition.PINOUTS
PINOUTS
16-Pin DIP
Top View
SH/LD 1 16 VDD
CLK 2 15 CLK INH
E 3 14 D
F 4 13 C
G 5 12 B
H 6 11 A
QH 7 10 SER
VSS
8
9
QH
SH/LD
CLK
E
F
G
H
QH
VSS
16-Lead Flatpack
Top View
1 16
2 15
3 14
4 13
5 12
6 11
7 10
8
9
VDD
CLK INH
D
C
B
A
SER
QH
LOGIC SYMBOL
(1)
SH/LD
(15)
CLK INH
CLK (2)
SRG8
C1 (LOAD)
≥1
C2/
SER (10)
A (11)
2D
1D
B (12) 1D
C (13)
D (14)
E (3)
F (4)
G (5)
H (6) 1D
(9)
(7) QH
QH
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
1
|
|
Share Link: 