5962F9855201VXX View Datasheet(PDF) - Aeroflex UTMC
Part Name
Description
Manufacturer
5962F9855201VXX Datasheet PDF : 62 Pages
| |||
INTERRUPTS/EXCEPTIONS
PIN NAME
MCHNE1
PIN NUMBER
FLTPK PGA
125
G2
TYPE ACTIVE
TUI
AH
DESCRIPTION
System Fault. This positive edge-triggered input sets bit 8
(MCHNE1) in the UT69R000’s Fault Register. Under no
circumstances should MCHNE1 be tied in its active state.
It is tied to an internal pull-up resistor. Interrupt is not
cleared via software until the negation of the input signal.
BTERR
122
D1 TUI
MCHNE2 124
F2 TDI
MPROT
123
F3 TUI
INT0
INT1
INT2
INT23
INT4
INT5
INT6
PFAIL
56
M15 TUI
57
K13
58
K14
59
J14
60
J13
62
J15
63
H14
55
L14 TUI
MRST
47
R14 TUI
NUI4
61
K15 TUI
AL
Bus Time Error. It is asserted when a bus error or a timeout
occurs. During I/O bus cycles, an active BTERR sets bit
10 of the Fault Register. During Memory bus cycles, an
active BTERR sets bit 7 of the Fault Register. Under no
circumstances should BTERR be tied in its active state. It
is tied to an internal pull-up resistor. Interrupt is not cleared
via software until the negation of the input signal.
AH
Memory Parity (Error). Asserting this input indicates a
machine error. Bit 13 of the UT69R000’s Fault
Register, is set when MCHNE2 is active. Under no
circumstances should MCHNE2 be tied in its active
state. It is tied to an internal pull-down resistor. Interrupt
is not cleared via software until the negation of the input
signal.
AH
Memory Protect Fault. When asserted, it informs the
UT69R000 that a memory-protect fault has occurred on the
Operand Data Bus. An access fault, a write-protect fault, or
an execute-protect fault causes a memory-protect fault. If the
UT69R000 is using the bus and MPROT is asserted, bit 15
of the Fault Register (CPU Fault) is set. If the UT69R000 is
not using the bus and MPROT is asserted, bit 14 of the Fault
Register (DMA Error) is set. It is tied to an internal pull-up
resistor. Interrupt is not cleared via software until the
negation of the input signal.
AL
User Interrupts. These interrupts are active on a negative-
going pulse and each will set, when active, its associated bit
in the Pending Interrupt Register. The interrupts are
maskable by setting the associated bits in the Interrupt Mask
Register. Asserting MRST resets all interrupts. They are
tied to an internal pull-up resistor.
AL
Power Fail (Interrupt). Asserting this input
informs the UT69R000 that a power failure has occurred and
the present process will be interrupted. This input sets bit 15
in the Pending Interrupt Register. A Power Fail Interrupt (bit
15) cannot be disabled or masked. It is tied to an internal pull-
up resistor.
AL
Master Reset. This input initializes the UT69R000 to a
reset state. The UT69R000 must be reset after power
(Vcc) is within specification and stable to ensure proper
operation. The system must hold MRST active for at
least one period of SYSCLK to assure the UT69R000
will be reset. It is tied to an internal pull-up resistor.
--
Not used input 4. Internal UTMC use only. Tie high.
43
|
|
Share Link: 