DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

STA015 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
STA015 Datasheet PDF : 44 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
STA015-STA015B-STA015T
PIN DESCRIPTION
SO28 TQFP44 LFBGA64
Pin Name
Type
Function
PAD Description
1
29
B5
VDD_1
Supply Voltage
2
30
B4
3
31
A4
4
32
B3
VSS_1
SDA
SCL
Ground
I/O i2C Serial Data +
Acknowledge
I I2C Serial Clock
CMOS Input Pad Buffer
CMOS 4mA Output Drive
CMOS Input Pad Buffer
5
34
A1
SDI
I Receiver Serial Data
CMOS Input Pad Buffer
6
36
B2
SCKR
I Receiver Serial Clock
CMOS Input Pad Buffer
7
38
D4
BIT_EN
I Bit Enable
CMOS Input Pad Buffer with
pull up
8
40
D1 SRC_INT/SCK_ADC I Interrupt Line/ADC Serial
Clock
CMOS Input Pad Buffer
9
42
E2
SDO
O Transmitter Serial Data (PCM Data) CMOS 4mA Output Drive
10
44
F2
SCKT
O Transmitter Serial Clock
CMOS 4mA Output Drive
11
2
H1
LRCLKT
O Transmitter Left/Right Clock CMOS 4mA Output Drive
12
3
H3
OCLK
I/O Oversampling Clock for DAC CMOS Input Pad Buffer
CMOS 4mA Output Drive
13
5
F3
VSS_2
Ground
14
6
E4
VDD_2
Supply Voltage
15
7
G4
VSS_3
Ground
16
8
G5
VDD_3
Supply Voltage
17
10
F5
PVDD
PLL Power
18
11
G6
PVSS
PLL Ground
19
12
G7
FILT
O PLL Filter Ext. Capacitor
Conn.
20
13
G8
XTO
O Crystal Output
CMOS 4mA Output Drive
21
15
F7
XTI
I Crystal Input (Clock Input)
Specific Level Input Pad
(see paragraph 2.1)
22
19
E7
VSS_4
Ground
23
21
C8
VDD_4
Supply Voltage
24
22
D7
TESTEN
I Test Enable
CMOS Input Pad Buffer with
pull up
25
24
A7
SDI_ADC
I ADC Data Input
CMOS Input Pad Buffer
26
25
B6
RESET
I System Reset
CMOS Input Pad Buffer with
pull up
27
26
A5
LRCK_ADC
I ADC Left/Right Clock
CMOS Output Pad Buffer
28
27
C5
OUT_CLK/
DATA_REQ
O Buffered Output Clock/
Data Request Signal
CMOS 4mA Output Drive
20
C7
18
E6
IODATA[0]
IODATA[1]
I/O GPIO Data Line
I/O GPIO Data Line
CMOS 4mA Schmitt Trigger
Bidir Pad Buffer
16
F6
IODATA[2]
I/O GPIO Data Line
14
F8
IODATA[3]
I/O GPIO Data Line
37
C3
IODATA[4]
I/O GPIO Data Line
39
E3
IODATA[5]
I/O GPIO Data Line
41
D2
IODATA[6]
I/O GPIO Data Line
43
F1
IODATA[7]
I/O GPIO Data Line
35
C2
GPIO_STROBE I/O GPIO Strobe Signal
4
G3
GPSO_REQ
O GPSO Request Signal
CMOS Output Pad Buffer
28
C6
GPSO_SCKR
I GPSO Serial Clock
CMOS Input Pad Buffer
33
A2
GPSO_DATA
O GPSO Serial Data
CMOS Output Pad Buffer
Note: In functional mode TESTEN must be connected to VDD.
5/44
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]