Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

SSM2143SZ-REEL View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
SSM2143SZ-REEL
AD
Analog Devices AD
SSM2143SZ-REEL Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
SSM2143
APPLICATIONS INFORMATION
The SSM2143 is designed as a balanced differential line re-
ceiver. It uses a high speed, low noise audio amplifier with four
precision thin-film resistors to maintain excellent common-mode
rejection and ultralow THD. Figure 25 shows the basic differen-
tial receiver application where the SSM2143 yields a gain of 1/2.
The placement of the input and feedback resistors can be
switched to achieve a gain of +2, as shown in Figure 26. For
either circuit configuration, the SSM2143 can also be used un-
balanced by grounding one of the inputs. In applications requir-
ing a gain of +1, use the SSM2141.
+15V
0.1µF
+15V
0.1µF
Setting R to 5 results in the CMRR of 71 dB, as stated
above. To achieve the SSM2143’s CMRR of 90 dB, the resistor
mismatch can be at most 0.57 . In other words, to build this
circuit discretely, the resistors would have to be matched to
better than 0.005%!
The following table shows typical resistor accuracies and the
resulting CMRR for a differential amplifier.
% Mismatch
CMRR
5%
1%
0.1%
0.005%
30 dB
44 dB
64 dB
90 dB
12k 7
–IN 2
6k
AV =12
5
SSM2143 +
12k
6k
+IN 3
4
0.1µF
6
VOUT
1
–IN 5
7
6k
12k
AV = 2
2
SSM2143
6k
+IN 1
6
VOUT
12k
3
4
0.1µF
–15V
–15V
Figure 25. Standard Config-
uration for Gain of 1/2
Figure 26. Reversing the
Resistors Results in a
Gain of 2
CMRR
The internal thin-film resistors are precisely trimmed to achieve
a CMRR of 90 dB. Any imbalances introduced by the external
circuitry will cause a significant reduction in the overall CMRR
performance. For example, a 5 source imbalance will result in
a CMRR of 71 dB at dc. This is also true for any reactive source
impedances that may affect the CMRR over the audio frequency
range. These error sources need to be minimized to maintain
the excellent CMRR.
To quantify the required accuracy of the thin film resistor
matching, the source of CMRR error can be analyzed. A resistor
mismatch can be modelled as shown in Figure 27. By assuming
a tolerance on one of the 12 kresistors of R, the equation for
the common-mode gain becomes:
DC OUTPUT LEVEL ADJUST
The reference node of the SSM2143 is normally connected to
ground. However, it can be used to null out any dc offsets in
the system or to introduce a dc reference level other than
ground. As shown in Figure 28, the reference node needs to be
+15V
0.1µF
7
12k
6k
–IN 2
SSM2143
+IN 3
12k
6k
4
0.1µF
+10V
OP27
5
–10V
6
VOUT
REFERENCE
1
–15V
Figure 28. A Low Impedance Buffer Is Required to Adjust
the Reference Voltage.
buffered with an op amp to maintain very low impedance to
achieve high CMRR. The same reasoning as above applies such
that the 6 kresistor has to be matched to better than 0.005%
or 0.3 . The op amp maintains very low output impedance
over the entire audio frequency range, as long as its bandwidth
is well above 20 kHz. The reference input can be adjusted over
a ± 10 V range. The gain from the reference to the output is
unity so the resulting dc output adjustment range is also ± 10 V.
VOUT
VIN
=
6k
6k
+12k
6k
 12k + ∆R
+1
6k
12k + ∆R
which reduces to:
VOUT
VIN
=
1/3 R
12k + ∆R
This gain error leads to a common-mode rejection ratio of:
CMRR
=
|ADM|
|ACM|
18k
R
12k + R
–IN
12k
+IN
6k
6k
VOUT
CMRR
=
18k
R
INPUT ERRORS
The main dc input offset error specified for the SSM2143 is the
Input Offset Voltage. The Input Bias Current and Input Offset
Current are not specified as for a normal operational amplifier.
Because the SSM2143 has built-in resistors, any bias current
related errors are converted into offset voltage errors. Thus, the
offset voltage specification is a combination of the amplifier’s
offset voltage plus its offset current times the input impedance.
+18V
ALL CABLE MEASUREMENTS USE +18V
BELDEN CABLE (500').
0.1µF
6
VIN
4
2
1
SSM2142
8
3
7
5
–18V
7
2
5
SSM2143
3
4
1
6 VOUT
0.1µF
–18V
Figure 27. A Small Mismatch in Resistance Results in a
Large Common-Mode Error
REV. A
Figure 29. SSM2142/SSM2143 Balanced Line Driver/
Receiver System
–7–
Direct download click here

 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]