74ACQ657CW View Datasheet(PDF) - Fairchild Semiconductor
Part Name
Description
Manufacturer
74ACQ657CW
Fairchild Semiconductor
74ACQ657CW Datasheet PDF : 10 Pages
| |||
AC Electrical Characteristics for ACTQ
VCC
TA = 25°C
TA = −40°C to +85°C
Symbol
Parameter
(V)
CL = 50 pF
CL = 50 pF
Units
(Note 16)
Min
Typ
Max
Min
Max
tPLH
Propagation Delay
tPHL
An to Bn, Bn to An
tPLH
Propagation Delay
tPHL
An to Parity
tPLH
Propagation Delay
tPHL
ODD/EVEN to PARITY
tPLH
Propagation Delay
tPHL
ODD/EVEN to ERROR
tPLH,
Propagation Delay
tPHL
Bn to ERROR
tPLH
Propagation Delay
tPHL
PARITY to ERROR
tPZH
Output Enable Time
tPZL
OE to An/Bn
tPHZ
Output Disable Time
tPLZ
OE to An/Bn
tPZH
Output Enable Time
tPZL
OE to ERROR (Note 18)
tPHZ
Output Disable Time
tPLZ
OE to ERROR
tPZH
Output Enable Time
tPZL
OE to PARITY
tPHZ
Output Disable Time
tPLZ
OE to PARITY
tOSHL
Output to Output Skew
tOSLH
An, Bn to Bn, An (Note 17)
Note 16: Voltage Range 5.0 is 5.0V ±0.5V
5.0
1.5
5.0
8.0
1.5
8.5
ns
5.0
2.5
7.5
11.0
2.5
11.5
ns
5.0
2.5
6.5
10.5
2.5
11.0
ns
5.0
2.5
6.5
10.5
2.5
11.0
ns
5.0
3.0
7.5
11.0
3.0
11.5
ns
5.0
2.0
6.0
9.5
2.0
10.0
ns
5.0
2.0
6.0
9.5
2.0
10.0
ns
5.0
1.0
5.0
9.0
1.0
9.5
ns
5.0
2.0
6.0
9.5
2.0
10.0
ns
5.0
1.0
6.0
9.0
1.0
9.5
ns
5.0
2.0
6.0
9.5
2.0
10.0
ns
5.0
1.0
5.0
9.0
1.0
9.5
ns
5.0
0.5
1.0
1.0
ns
Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device.
The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH). Parameter guaranteed by
design. Not tested.
Note 18: These delay times reflect the 3-STATE recovery time only and not the signal time through the buffers or the parity check circuitry. To assure VALID
information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to
PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin ≥ (A to PARITY) + (Output
Enable Time).
Capacitance
Symbol
CIN
CPD
Parameter
Input Capacitance
Power Dissipation Capacitance
Typ
4.5
160.0
Units
pF
pF
VCC = 5.0V
VCC = 5.0
Conditions
7
www.fairchildsemi.com
|
|
Share Link: