DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

74ACTQ16245 View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
Manufacturer
74ACTQ16245
Fairchild
Fairchild Semiconductor Fairchild
74ACTQ16245 Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
AC Electrical Characteristics
Symbol
Parameter
tPLH
Propagation Delay
tPHL
An, Bn to Bn, An
tPZH
Output Enable
tPZL
Time
tPHZ
Output Disable
tPLZ
Time
Note 8: Voltage Range 5.0 is 5.0V r 0.5V.
VCC
(V)
(Note 8)
5.0
5.0
5.0
5.0
5.0
5.0
TA 25qC
CL 50 pF
Min
Typ
Max
3.2
5.7
8.4
2.6
5.1
7.9
3.7
6.4
9.4
4.1
7.4
10.5
2.2
5.4
8.7
2.0
5.2
8.2
TA 40qC to 85qC
CL 50 pF
Min
Max
3.2
9.0
2.6
8.4
2.7
10.0
3.4
11.6
2.2
9.3
2.0
8.8
Units
ns
ns
ns
Extended AC Electrical Characteristics
TA 40qC to 85qC
CL 50 pF
TA 40qC to 85qC
Symbol
Parameter
VCC
16 Outputs Switching
CL 250 pF
Units
(V)
(Note 11)
(Note 12)
(Note 9)
Min
Typ
Max
Min
Max
tPLH
tPHL
tPZH
tPZL
tPHZ
tPZL
tOSHL
(Note 10)
Propagation Delay
Data to Output
Output Enable Time
Output Disable Time
Pin to Pin Skew
HL Data to Output
5.0
4.2
5.0
3.5
5.0
4.5
5.0
4.4
5.0
3.5
5.0
3.1
5.0
11.9
5.9
14.6
ns
9.9
5.0
13.4
11.4
(Note 13)
ns
12.2
9.3
(Note 14)
ns
8.8
1.2
ns
tOSLH
Pin to Pin Skew
5.0
1.3
ns
(Note 10) LH Data to Output
tOST
Pin to Pin Skew
5.0
3.0
ns
(Note 10) LH/HL Data to Output
Note 9: Voltage Range 5.0 is 5.0V r 0.5V.
Note 10: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.
The specification applies to any outputs switching HIGH-to-LOW (tOSHL), LOW-to-HIGH (tOSLH), or any combination switching LOW-to-HIGH and/or HIGH-
to-LOW (tOST).
Note 11: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 12: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load. This specification pertains to single output switching only.
Note 13: 3-STATE delays are load dominated and have been excluded from the datasheet.
Note 14: The Output Disable Time is dominated by the RC network (500:, 250 pF) on the output and has been excluded from the datasheet.
Capacitance
Symbol
CIN
CPD
Parameter
Input Pin Capacitance
Power Dissipation Capacitance
Typ
Units
Conditions
4.5
pF
VCC 5.0V
25
pF
VCC 5.0V
www.fairchildsemi.com
4
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]