2EZ11_04 View Datasheet(PDF) - PANJIT INTERNATIONAL
Part Name
Description
Manufacturer
| 2EZ11_04 Datasheet PDF : 0 Pages | |||
APPLICATION NOTE:
Since the actual voltage available from a given zener diode is temperature dependent, it is necessary to determinejunction
temperature under any set of operating conditions in order to calculate its value. The following procedure is recommended:
Lead Temperature, TL, should be determined from:
TL=qLA PD + TA
qLA is the lead-to-ambient thermal resistance (OC/W) and Pd is the power dissipation. The value for qLA will vary and depends
on the device mounting method. qLA is generally 30-40 OC/W for the various clips and tie points in common use and for printed
circuit board wiring.
The temperature of the lead can also be measured using a thermocouple placed on the lead as close as possible to the tie poin
The thermal mass connected to the tie point is normally large enough so that it will not significantly respond to heat surges
generated in the diode as a result of pulsed operation once steady-state conditions are achieved. Using the measured value of
TL, the junction temperature may be determined by:
TJ = TL + DTJL
DTJL is the increase in junction temperature above the lead temperature and may be found from Figure 2 for a train of power puls
or from Figure 10 for dc power.
DTJL = qJL PD
For worst-case design, using expected limits of IZ, limits of PD and the extremes of TJ(DTJ) may be estimated. Changes in volta
VZ, can then be found from:
DV = qVZ DTJ
qVZ, the zener voltage temperature coefficient, is found from Figures 5 and 6.
Under high power-pulse operation, the zener voltage will vary with time and may also be affected significantly by the zener resis
For best regulation, keep current excursions as low as possible.
Data of Figure 2 should not be used to compute surge capa-bility. Surge limitations are given in Figure 3. They are lower than w
be expected by considering only junction temperature, as current crowding effects cause temperatures to be extremely high in s
spots resulting in device degradation should the limits of Figure 3 be exceeded.
STAD-NOV.15.2004
PAGE . 3
|
|
Share Link: 