W631GG6KB View Datasheet(PDF) - Winbond
Part Name
Description
Manufacturer
W631GG6KB Datasheet PDF : 158 Pages
| |||
W631GG6KB
7.10.2 MPR Register Address Definition
Table 6 provides an overview of the available data locations, how they are addressed by MR3 A[1:0]
during a MRS to MR3, and how their individual bits are mapped into the burst order bits during a Multi
Purpose Register Read.
Table 6 – MPR Readouts and Burst Order Bit Mapping
MR3 A[2] MR3 A[1:0]
Function
Burst
Length
BL8
Read
Address
A[2:0]
000b
Burst Order and Data Pattern
Burst order 0,1,2,3,4,5,6,7
Pre-defined Data Pattern [0,1,0,1,0,1,0,1]
1b
00b
Read Pre-defined Pattern
for System Calibration
BC4
000b
Burst order 0,1,2,3
Pre-defined Data Pattern [0,1,0,1]
BC4
100b
Burst order 4,5,6,7
Pre-defined Data Pattern [0,1,0,1]
1b
01b
RFU
BL8
000b
BC4
000b
BC4
100b
Burst order 0,1,2,3,4,5,6,7
Burst order 0,1,2,3
Burst order 4,5,6,7
1b
10b
RFU
BL8
000b
BC4
000b
BC4
100b
Burst order 0,1,2,3,4,5,6,7
Burst order 0,1,2,3
Burst order 4,5,6,7
1b
11b
RFU
BL8
000b
BC4
000b
BC4
100b
Burst order 0,1,2,3,4,5,6,7
Burst order 0,1,2,3
Burst order 4,5,6,7
Note: Burst order bit 0 is assigned to LSB and the burst order bit 7 is assigned to MSB of the selected MPR agent.
7.10.3 Relevant Timing Parameters
The following AC timing parameters are important for operating the Multi Purpose Register: tRP, tMRD,
tMOD, and tMPRR. For more details refer to section 9.16 “AC Characteristics” for DDR3-1333 to
DDR3-1866 on page 137.
7.10.4 Protocol Example
Protocol Example (This is one example):
Read out pre-determined read-calibration pattern.
Description: Multiple reads from Multi Purpose Register, in order to do system level read timing
calibration based on pre-determined and standardized pattern.
Protocol Steps:
Precharge All.
Wait until tRP is satisfied.
Set MRS, ―MR3 A[2] = 1b‖ and ―MR3 A[1:0] = 00b‖.
This redirects all subsequent reads and load pre-defined pattern into Multi Purpose Register.
Wait until tMRD and tMOD are satisfied (Multi Purpose Register is then ready to be read). During the
period MR3 A[2] =1, no data write operation is allowed.
- 35 -
Publication Release Date: Feb. 27, 2013
Revision A04
|
|
Share Link: 