Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

FM25D04C-1ACA3T Просмотр технического описания (PDF) - FIDELIX

Номер в каталогеКомпоненты Описаниепроизводитель
FM25D04C-1ACA3T 32M-BIT Serial Flash Memory with 4KB Sectors, Dual and QuadI/O SPI FIDELIX
FIDELIX FIDELIX
FM25D04C-1ACA3T Datasheet PDF : 61 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
FM25Q32
11.2.13 Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be
programmed at previously erased (FFh) memory locations. A Write Enable instruction must be
executed before the device will accept the Page Program Instruction (Status Register bit WEL= 1).
The instruction is initiated by driving the /CS pin low and then shifting the instruction code “02h”
followed by a 24-bits address (A23-A0) and at least one data byte, into the DI pin. The /CS pin
must be held low for the entire length of the instruction while data is being sent to the device. The
Page Program instruction sequence is shown is figure 13.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant
address bits) should be set to 0. If the last address byte is not zero, and the number of clocks
exceeds the remaining page length, the addressing will wrap to the beginning of the page. In some
cases, less than 256 bytes (a partial page) can be programmed without having any effect on other
bytes within the same page. One condition to perform a partial page program is that the number of
clocks can not exceed the remaining page length. If more than 256 bytes are sent to the device the
addressing will wrap to the beginning of the page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the
last byte has been latched. If this is not done the Page Program instruction will not be executed.
After /CS is driven high, the self-timed Page Program instruction will commence for a time duration
of tPP (See AC Characteristics). While the Page Program cycle is in progress, the Read Status
Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is
a 1 during the Page Program cycle and becomes a 0 when the cycle is finished and the device is
ready to accept other instructions again. After the Page Program cycle has finished and Write
Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not
be executed if the addressed page is protected by the Block Protect (SEC, TB, BP2, BP1, and
BP0) bits,
/CS
Mode 3
CLK Mode 0
DI
0 1 2 3 4 5 6 7 8 9 10
28 29 30 31 32 33 34 35 36 37 38 39
Instruction (02h)
24 -Bit Address
Data Byte 1
23 22 21
*
3 210765432 10
*
/ CS
CLK
DI
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
Data Byte 2
Data Byte 3
7654321076543210
Data Byte 256
Mode 3
Mode 0
76543210
* = MSB
Figure 13. Page Program Instruction Sequence Diagram
preliminary(Aug.18.2010) 29
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]