Philips Semiconductors
80C51 8-bit microcontroller family
8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V),
low power, high speed (33MHz)
Product specification
8XC54/58
8XC51FA/FB/FC/80C51FA
8XC51RA+/RB+/RC+/RD+/80C51RA+
DC ELECTRICAL CHARACTERISTICS
Tamb = 0°C to +70°C or –40°C to +85°C, VCC = 2.7V to 5.5V, VSS = 0V (16MHz devices)
SYMBOL
PARAMETER
TEST
CONDITIONS
LIMITS
MIN
TYP1
MAX
UNIT
VIL
VIH
VIH1
VOL
VOL1
VOH
VOH1
IIL
ITL
Input low voltage
Input high voltage (ports 0, 1, 2, 3, EA)
Input high voltage, XTAL1, RST
Output low voltage, ports 1, 2 8
Output low voltage, port 0, ALE, PSEN8, 7
Output high voltage, ports 1, 2, 3 3
Output high voltage (port 0 in external bus mode),
ALE9, PSEN3
Logical 0 input current, ports 1, 2, 3
Logical 1-to-0 transition current, ports 1, 2, 36
4.0V < VCC < 5.5V
2.7V<VCC< 4.0V
VCC = 2.7V
IOL = 1.6mA2
VCC = 2.7V
IOL = 3.2mA2
VCC = 2.7V
IOH = –20µA
VCC = 4.5V
IOH = –30µA
VCC = 2.7V
IOH = –3.2mA
VIN = 0.4V
VIN = 2.0V
See note 4
–0.5
–0.5
0.2VCC+0.9
0.7VCC
VCC – 0.7
VCC – 0.7
VCC – 0.7
–1
0.2VCC–0.1
V
0.7
V
VCC+0.5
V
VCC+0.5
V
0.4
V
0.4
V
V
V
V
–50
µA
–650
µA
ILI
Input leakage current, port 0
0.45 < VIN < VCC – 0.3
±10
µA
ICC
Power supply current (see Figure 36):
Active mode @ 16MHz (all except 8XC51RD+)
87C51RD+
See note 5
Idle mode @ 16MHz
Power-down mode or clock stopped (see Figure 40 Tamb = 0°C to 70°C
for conditions)
Tamb = –40°C to +85°C
15
mA
16
mA
4
mA
3
50
µA
75
µA
RRST
Internal reset pull-down resistor
40
225
kΩ
CIO
Pin capacitance10 (except EA)
15
pF
NOTES:
1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due
to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the
worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify
ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no
single output sinks more than 5mA and no more than two outputs exceed the test conditions.
3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC–0.7 specification when the
address bits are stabilizing.
4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its
maximum value when VIN is approximately 2V.
5. See Figures 37 through 40 for ICC test conditions, and Figure 36 for ICC vs Freq.
Active mode: ICC = (0.9 × FREQ. + 1.1)mA for all devices except 8XC51RD+; 8XC51RD+ ICC = (0.9 x Freq +2.1) mA
Idle mode:
ICC = (0.18 × FREQ. +1.01)mA
6. This value applies to Tamb = 0°C to +70°C. For Tamb = –40°C to +85°C, ITL = –750µA.
7. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
8. Under steady state (non-transient) conditions, IOL must be externally limited as follows:
Maximum IOL per port pin:
15mA (*NOTE: This is 85°C specification.)
Maximum IOL per 8-bit port:
26mA
Maximum total IOL for all outputs: 71mA
If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed
test conditions.
9. ALE is tested to VOH1, except when ALE is off then VOH is the voltage specification.
10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF
(except EA is 25pF).
2000 Aug 07
36