DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ML2003CQ View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
Manufacturer
ML2003CQ
Fairchild
Fairchild Semiconductor Fairchild
ML2003CQ Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
ML2003, ML2004
PRODUCT SPECIFICATION
Pin Description
Name
C3
(LATI) C2
(SID) C1
(LATO) C0
PDN
F3
(SCK) F2
F1
GND
SER/PAR
(SOD) F0
VIN
AGND
VSS
VOUT
VCC
ATTEN/GAIN
Function
In serial mode, pin is unused. In parallel mode, coarse gain select bit. Pin has internal pulldown
resistor to GND.
In serial mode, input latch clock which loads the data from the shift register into the latch.
In parallel mode, coarse gain select bit. Pin has internal pulldown resistor to GND.
In serial mode, serial data input that contains serial 9 bit data word which controls the gain
setting. In parallel mode, coarse gain select bit. Pin has internal pulldown resistor to GND.
In serial mode, output latch clock which loads the 9 bit data word back into the shift register from
the latch. In parallel mode, coarse gain select bit. Pin has internal pulldown resistor to GND.
Powerdown input. When PDN = 1, device is in powerdown mode. When PDN = 0, device is in
normal operation. Pin has internal pulldown resistor to GND.
In serial mode, pin is unused. In parallel mode, fine gain select bit. Pin has internal pulldown
resistor to GND.
In serial mode, shift register clock which shifts the serial data on SID into the shift register on
rising edges and out on SOD on falling edges. In parallel mode, fine gain select bit. Pin has
internal pulldown resistor to GND.
In serial mode, pin is unused. In parallel mode, fine gain select bit. Pin has internal pulldown
resistor to GND.
Digital ground. 0 volts. All digital inputs and outputs are referenced to this ground.
Serial or parallel select input. When SER/PAR = 1, device is in serial mode.
When SER/PAR = 0, device is in parallel mode. Pin has internal pullup resistor to VCC.
In serial mode, serial output data which is the output of the shift register. In parallel mode, fine
gain select bit. Pin has internal pulldown resistor to GND.
Analog input.
Analog ground. 0 volts. Analog input and output are referenced to this ground.
Negative supply. –5 volts ±10%.
Analog output.
Positive supply. +5 volts ±10%.
In serial mode, pin is unused. In parallel mode, attenuation/gain select bit. Pin has internal
pulldown resistor to GND.
Absolute Maximum Ratings1
Parameter
Supply Voltage
VCC
VSS
AGND with respect to GND
Analog Input and Output
Digital Input and Outputs
Input Current Per Pin
Power Dissipation
Storage Temperature Range
Lead Temeperature (Soldering, 10 sec)
Min.
VSS –0.3V
GND –0.3
-65
Max.
+6.5
-6.5
±0.5
VCC +0.3
VCC +0.3
±25
750
+150
300
Units
V
V
V
V
V
mA
mW
°C
°C
2
REV. 1.1.1 3/19/01
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]