DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

ADV7125KST50 View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
ADV7125KST50 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7125
3.3 V TIMING SPECIFICATIONS1
(VAA = 3.0 V to 3.6 V2, VREF = 1.235 V, RSET = 560 , CL = 10 pF. All specifications TMIN
to TMAX3, unless otherwise noted, TJ MAX = 110؇C.)
Parameter
Min
Typ
Max
Unit
Condition
ANALOG OUTPUTS
Analog Output Delay, t6
Analog Output Rise/Fall Time, t74
Analog Output Transition Time, t85
Analog Output Skew, t96
7.5
ns
1.0
ns
15
ns
1
2
ns
CLOCK CONTROL
fCLK7
fCLK7
fCLK7
fCLK7
Data and Control Setup, t16
Data and Control Hold, t26
Clock Period, t3
Clock Pulsewidth High, t46
Clock Pulsewidth Low, t56
Clock Pulsewidth High, t46
Clock Pulsewidth Low, t56
Clock Pulsewidth High, t46
Clock Pulsewidth Low, t56
Clock Pulsewidth High, t4
Clock Pulsewidth Low, t5
Pipeline Delay, tPD6
PSAVE Up Time, t106
0.2
1.5
3
1.4
1.4
1.875
1.875
2.85
2.85
8.0
8.0
1.0
1.0
4
50
MHz
50 MHz Grade
140
MHz
140 MHz Grade
240
MHz
240 MHz Grade
330
MHz
330 MHz Grade
ns
ns
ns
ns
fCLK_MAX = 330 MHz
ns
fCLK_MAX = 330 MHz
ns
fCLK_MAX = 240 MHz
ns
fCLK_MAX = 240 MHz
ns
fCLK_MAX = 140 MHz
ns
fCLK_MAX = 140 MHz
ns
fCLK_MAX = 50 MHz
ns
fCLK_MAX = 50 MHz
1.0
Clock Cycles
10
ns
NOTES
1Timing specifications are measured with input levels of 3.0 V (VIH) and 0 V (VIL) for 3.3 V supplies.
2These maximum and minimum specifications are guaranteed over this range.
3Temperature range: TMIN to TMAX: –40°C to +85°C at 50 MHz and 140 MHz, 0°C to +70°C at 240 MHz and 330 MHz.
4Rise time was measured from the 10% to 90% point of zero to full-scale transition, fall time from the 90% to 10% point of a full-scale transition.
5Measured from 50% point of full-scale transition to 2% of final value.
6Guaranteed by characterization.
7fCLK max specification production tested at 125 MHz and 5 V. Limits specified here are guaranteed by characterization.
Specifications subject to change without notice.
t3
t4
t5
CLOCK
DIGITAL INPUTS
(R7–R0, G7–G0, B7–B0,
SYNC, BLANK)
t2
DATA
t1
t8
t6
ANALOG OUTPUTS
(IOR, IOR, IOG, IOG, IOB, IOB)
t7
NOTES
1. OUTPUT DELAY (t6) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT
OF FULL-SCALE TRANSITION.
2. OUTPUT RISE/FALL TIME (t7) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE TRANSITION.
3. TRANSITION TIME (t8) MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO WITHIN 2% OF THE
FINAL OUTPUT VALUE.
Figure 1. Timing Diagram
REV. 0
–5–
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]