Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

T-8503 데이터 시트보기 (PDF) - Agere -> LSI Corporation

부품명상세내역제조사
T-8503 Dual PCM codec with filters. Tape and reel. Agere
Agere -> LSI Corporation Agere
T-8503 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
T8502 and T8503 Dual PCM Codecs with Filters
Data Sheet
July 1998
Functional Description
Two channels of PCM data input and output are passed
through only two ports, DX and DR, so some type of
time-slot assignment is necessary. The scheme used
here is to utilize a fixed-data rate mode of 32 or 64 time
slots corresponding to master clock frequencies of
either 2.048 MHz or 4.096 MHz, respectively. Each
device has four frame sync (FSX and FSR) inputs, one
pair for each channel. During a single 125 µs frame,
each frame sync input is supplied a single pulse. The
timing of the respective frame sync pulse indicates the
beginning of the time slot during which the data for that
channel is clocked in or out of the device. FSX and FSR
must be high for a minimum of one master clock cycle.
They can be operated independently, or they can be
tied together for coincident transmit and receive data
transfer. During a frame, channel 0 and 1 transmit
frame sync pulses must be separated from each other
by one or more time slots. Likewise, channel 0 and 1
receive frame sync pulses must be separated from
each other by one or more time slots. Both transmit and
receive frame strobes must be derived from master
clock, but they do not need to be byte aligned.
A channel is placed in standby mode by removing both
FSX and FSR for 500 µs. Note, if any one of those
pulses (per channel) is removed, operation is indeter-
minate. Standby mode reduces overall device power
consumption by turning off nonessential circuitry. Criti-
cal circuits that ensure a fast, quiet powerup are kept
active. Master clock need not be active when both
channels are in standby mode.
The frequency of the master clock must be either
2.048 MHz or 4.096 MHz. Internal circuitry determines
the master clock frequency during the powerup reset
interval.
The analog input section in Figure 2 includes an on-
chip op amp that is used in conjunction with external,
user-supplied resistors to vary encoder passband gain.
The feedback resistance (RF) should range from 10 k
to 200 k, and capacitance from GSX to ground should
be kept to less than 50 pF. The input signal at VFXIN
should be ac coupled. For best performance, the maxi-
mum gain of this op amp should be limited to 20 dB or
less. Gain in the receive path is selectable via the GS
pins as either 0 dB or –3.5 dB.
RF GSX
CI RI
VFXIN
+
2.4 V
TO
CODEC
FILTERS
GAIN =
RF
RI
5-3786.a
Figure 2. Typical Analog Input Section
Pin Information
VFXIN0 1
GSX0 2
GNDA0 3
VFRO0 4
GS0 5
VDD 6
FSR0 7
FSX0 8
MCLK 9
GNDD 10
T-8502
T-8503
20 VFXIN1
19 GSX1
18 GNDA1
17 VFRO1
16 GS1
15 ASEL
14 FSR1
13 FSX1
12 DR
11 DX
Figure 3. Pin Diagram
5-3788.b
2
Lucent Technologies Inc.
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]