Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

W39V040B View Datasheet(PDF) - Winbond

Part NameDescriptionManufacturer
W39V040B 512K × 8 CMOS FLASH MEMORY WITH LPC INTERFACE Winbond
Winbond Winbond
W39V040B Datasheet PDF : 32 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
W39V040B
Timing Waveforms for LPC Interface Mode, continued
13.6 Sector Erase Timing Diagram
CLK
#RESET
#LFRAM
LAD[3:0]
Memory
Write
1st Start Cycle
Address
Data
TAR
Sync
0000b 011Xb XXXXb XXXXb XXXXb XXXXb X101b 0101b 0101b 0101b 1010b 1010b 1111b Tri-State 0000b
TAR
1 Clock 1 Clock
Load Address "5555" in 8 Clocks
Load Data "AA"
in 2 Clocks
Write the 1st command to the device in LPC mode.
2 Clocks 1 Clock
CLK
#RESET
Start next
command
1 Clock
#LFRAM
Memory
Write
2nd Start Cycle
Address
Data
TAR
Sync
0000b 011Xb XXXXb XXXXb XXXXb XXXXb X010b 1010b 1010b 1010b 0101b 0101b 1111b Tri-State 0000b
TAR
LAD[3:0]
1 Clock 1 Clock
Load Address "2AAA" in 8 Clocks
Load Data "55"
in 2 Clocks
2 Clocks 1 Clock
Write the 2nd command to the device in LPC mode.
CLK
#RESET
Start next
command
1 Clock
#LFRAM
Memory
Write
3rd Start Cycle
Address
Data
TAR
Sync
LAD[3:0]
0000b 011Xb XXXXb XXXXb XXXXb XXXXb X101b 0101b 0101b 0101b 0000b 1000b 1111b Tri-State 0000b
TAR
1 Clocks1 Clocks
Load Address "5555" in 8 Clocks
Load Data "80"
in 2 Clocks
Write the 3rd command to the device in LPC mode.
2 Clocks 1 Clocks
CLK
#RESET
Start next
command
1 Clocks
#LFRAM
LAD[3:0]
Memory
Write
4th Start Cycle
0000b 011Xb
XXXXb
Address
XXXXb XXXXb XXXXb X101b
0101b
0101b
0101b
Data
TAR
Sync
1010b 1010b 1111b Tri-State 0000b
TAR
1 Clock 1 Clock
Load Address "5555" in 8 Clocks
Load Data "AA"
in 2 Clocks
Write the 4th command to the device in LPC mode.
2 Clocks 1 Clock
CLK
#RESET
Start next
command
1 Clock
#LFRAM
Memory
Write
5th Start Cycle
Address
Data
TAR
Sync
LAD[3:0]
0000b 011Xb XXXXb XXXXb XXXXb XXXXb X010b 1010b 1010b 1010b 0101b 0101b 1111b Tri-State 0000b
TAR
1 Clock 1 Clock
Load Address "2AAA" in 8 Clocks
Load Data "55"
in 2 Clocks
Write the 5th command to the device in LPC mode.
2 Clocks 1 Clock
CLK
#RESET
Start next
command
1 Clock
#LFRAM
Memory
Write
6th Start Cycle
Address
Data
TAR
Sync
Internal
erase start
LAD[3:0]
0000b 011Xb XXXXb XXXXb XXXXb SA[18:16] XXXXb XXXXb XXXXb XXXXb 0000b 0011b 1111b Tri-State 0000b
TAR
Internal
erase start
1 Clock 1 Clock
Load Sector Address in 8 Clocks
Load Data "30"
in 2 Clocks
2 Clocks 1 Clock
Write the 6th command(target sector to be erased) to the device in LPC mode.
- 28 -
Publication Release Date: April 14, 2005
Revision A3
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2020  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]