25Q16DWIP(2011) View Datasheet(PDF) - Winbond

Part Name

Description

Manufacturer

25Q16DWIP
(Rev.:2011)

1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI

Winbond 

W25Q16DW

10.2.16 Fast Read Quad I/O (EBh)

The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except

that address and data bits are input and output through four pins IO0, IO1, IO2 and IO3 and four Dummy

clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction

overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad

Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.

Fast Read Quad I/O with “Continuous Read Mode”

The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the

“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in Figure 15a. The

upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the

inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care

(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS

is raised and then lowered) does not require the EBh instruction code, as shown in Figure 15b. This

reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered

after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next

instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to

normal operation. It is recommended to input FFh on IO0 for the next instruction (8 clocks), to ensure M4

= 1 and return the device to normal operation.

/CS

CLK

Mode 3

Mode 0

IO0

IO1

IO2

IO3

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Instruction (EBh)

A23-16 A15-8

20 16 12 8

A7-0

40

M7-0

40

Dummy Dummy

4

IOs switch from

Input to Output

0404

21 17 13 9 5 1 5 1

51515

22 18 14 10 6 2 6 2

62626

23 19 15 11 7 3 7 3

73

Byte 1

73

Byte 2

7

Byte 3

Figure 15a. Fast Read Quad I/O Instruction (Initial instruction or previous M5-4≠10, SPI Mode)

- 34 -

Share Link: