Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits
Part Name  

UC3863NTR View Datasheet(PDF) - Texas Instruments

Part NameUC3863NTR TI
Texas Instruments TI
DescriptionResonant-Mode Power Supply Controllers
UC3863NTR Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
APPLICATION INFORMATION
Minimum oscillator frequency is set by Rmin and Cvco.
The minimum frequency is approximately given by the
equation:
4.3
FMIN RMIN CVCO
Maximum oscillator frequency is set by Rmin, Range &
Cvco. The maximum frequency is approximately given by
the equation:
3.3
FMAX (RMIN / / Range ) CVCO
UC1861-1868
UC2861-2868
UC3861-3868
The Error Amplifier directly controls the oscillator fre-
quency. E/A output low corresponds to minimum fre-
quency and output high corresponds to maximum
frequency. At the end of each oscillator cycle, the RC pin
is discharged to one diode drop above ground. At the be-
ginning of the oscillator cycle, V(RC) is less than Vth1
and so the output of the zero detect comparator is ig-
nored. After V(RC) exceeds Vth1, the one shot pulse will
be terminated as soon as the zero pin falls below 0.5V or
V(RC) exceeds Vth2. The minimum one shot pulse width
is approximately given by the equation:
Tpw(min) 0.3 R C.
The maximum pulse width is approximately given by:
Tpw(max) 1.2 R C.
STEERING LOGIC
UDG-92013
The steering logic is configured on the UC1861,63 to result in
dual non-overlapping square waves at outputs A & B. This is
suited to drive dual switch ZVS systems.
UDG-92014
The steering logic is configured on the UC1862,64 to result in
inverted pulse trains occurring identically at both output pins.
This is suited to drive single switch ZVS systems. Both outputs
are available to drive the same MOSFET gate. It is advisable to
join the pins with 0.5 ohm resistors.
UDG-92015
The steering logic is configured on the UC1865,67 to result in
alternating pulse trains at outputs A & B. This is suited to drive
dual switch ZCS systems.
UDG-92016
The steering logic is configured on the UC1866,68 to result in
non-inverted pulse trains occurring identically at both output
pins. This is suited to drive single switch ZCS systems. Both
outputs are available to drive the same MOSFET gate. It is ad-
visable to join the pins with 0.5 ohm resistors.
7
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]