Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site


NM93C46TLZMT8 View Datasheet(PDF) - Fairchild Semiconductor

Part NameNM93C46TLZMT8 Fairchild
Fairchild Semiconductor Fairchild
Description1024-Bit Serial CMOS EEPROM (MICROWIRE™ Synchronous Bus)


NM93C46TLZMT8 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Timing Diagrams (Continued)
ERASE CYCLE (ERASE)
tCS
CS
SK
1 1 1 A5 A4
A1 A0
DI
Start Opcode
Address
Bit
Bits(2) High - Z Bits(6)
DO
93C46:
Address bits pattern -> User defined
tWP
Ready
Busy
ERASE ALL CYCLE (ERAL)
tCS
CS
SK
1 1 1 A5 A4
A1 A0
DI
tWP
Start Opcode
Address
Bit
Bits(2) High - Z Bits(6)
DO
Busy
93C46:
Address bits pattern -> 1-0-x-x-x-x; (x -> Don't Care, can be 0 or 1)
Ready
CLEARING READY STATUS
CS
SK
DI
High - Z
DO
Busy
Ready
Start
Bit
High - Z
Note: This Start bit can also be part of a next instruction. Hence the cycle
can be continued (instead of getting terminated, as shown) as if a new
instruction is being issued.
NM93C46 Rev. E
10
www.fairchildsemi.com
Direct download click here
HOME 'NM93C46TLZMT8' Search

General Description
NM93C46 is a 1024-bit CMOS non-volatile EEPROM organized as 64 x 16-bit array. This device features MICROWIRE interface which is a 4-wire serial bus with chipselect (CS), clock (SK), data input (DI) and data output (DO) signals. This interface is compat ible to many of standard Microcontrollers and Microprocessors. There are 7 instructions implemented on the NM93C46 for various Read, Write, Erase, and Write Enable/Disable operations. This device is fabricated using Fairchild Semiconductor floating-gate CMOS process for high reliability, high endurance and low power consumption.
“LZ” and “L” versions of NM93C46 offer very low standby current making them suitable for low power applications. This device is offered in both SO and TSSOP packages for small space consid erations.

Features
■ Wide VCC 2.7V - 5.5V
■ Typical active current of 200µA
   10µA standby current typical
   1µA standby current typical (L)
   0.1µA standby current typical (LZ)
■ No Erase instruction required before Write instruction
■ Self timed write cycle
■ Device status during programming cycles
■ 40 year data retention
■ Endurance: 1,000,000 data changes
■ Packages available: 8-pin SO, 8-pin DIP, 8-pin TSSOP

Share Link : 

한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]