T-8207-BAL-DB View Datasheet(PDF) - Agere -> LSI Corporation
Part Name
Description
Manufacturer
T-8207-BAL-DB Datasheet PDF : 158 Pages
| |||
CelXpres T8207
ATM Interconnect
Advance Data Sheet
September 2001
Table of Contents
Contents
Page
1 Product Overview................................................................................................................................................1
1.1 Features ....................................................................................................................................................1
1.2 Applications ...............................................................................................................................................1
1.3 Description ................................................................................................................................................8
1.4 Conventions ............................................................................................................................................11
1.5 Glossary ..................................................................................................................................................12
2 Pin Description ..................................................................................................................................................13
3 Powerup/Reset Sequence ................................................................................................................................20
4 Hot Insertion......................................................................................................................................................21
5 PLL Configuration .............................................................................................................................................22
6 Microprocessor Interface ..................................................................................................................................23
6.1 Microprocessor Interface Configuration ..................................................................................................23
6.2 Microprocessor Interrupts........................................................................................................................23
6.3 Accessing the CelXpres T8207 via Microprocessor Interface.................................................................23
6.3.1 Accessing the Extended Memory Registers...............................................................................24
6.3.1.1 Extended Memory Writes.............................................................................................24
6.3.1.2 Extended Memory Reads.............................................................................................24
6.3.2 CelXpres T8207 Access Performance .......................................................................................25
7 General-Purpose I/O (GPIO) ............................................................................................................................26
8 Look-Up Table ..................................................................................................................................................27
8.1 Look-Up Table RAM................................................................................................................................27
8.2 Organization ............................................................................................................................................28
8.3 Look-Up Procedure .................................................................................................................................33
8.4 Extended Records...................................................................................................................................36
8.5 Diagnostics..............................................................................................................................................41
8.6 Setup .......................................................................................................................................................41
9 UTOPIA Interface..............................................................................................................................................42
9.1 Incoming UTOPIA Cell Interface .............................................................................................................43
9.1.1 Incoming PHY Mode (Cells Received by T8207) .......................................................................43
9.1.2 Incoming ATM Mode (Cells Received by T8207).......................................................................43
9.2 Outgoing UTOPIA Cell Interface .............................................................................................................44
9.2.1 Outgoing PHY Mode (Cells Sent by T8207)...............................................................................44
9.2.2 Outgoing ATM Mode (Cells Sent by T8207) ..............................................................................45
9.3 Counters..................................................................................................................................................46
9.4 55-Byte UTOPIA Mode............................................................................................................................47
9.5 Shared UTOPIA Mode ............................................................................................................................48
9.6 UTOPIA Pin Modes .................................................................................................................................50
9.7 UTOPIA Clocking ....................................................................................................................................53
10 Cell Bus Interface..............................................................................................................................................54
10.1 General Architecture ...............................................................................................................................54
10.2 Cell Bus Frames......................................................................................................................................56
10.3 Cell Bus Routing Headers .......................................................................................................................59
10.3.1 Control Cells...............................................................................................................................59
10.3.2 Data Cells...................................................................................................................................60
10.3.3 Loopback Cells...........................................................................................................................60
10.3.4 Multicast Routing........................................................................................................................60
10.3.5 Broadcast Routing......................................................................................................................61
10.4 Cell Bus Arbitration..................................................................................................................................61
10.5 Cell Bus Monitoring .................................................................................................................................62
10.6 GTL+ Logic..............................................................................................................................................62
10.7 Cell Bus Write and Read Clocks .............................................................................................................63
2
Agere Systems Inc.
|
|
Share Link: 