P-87C51 View Datasheet(PDF) - Philips Electronics
Part Name
Description
Manufacturer
P-87C51 Datasheet PDF : 57 Pages
| |||
Philips Semiconductors
80C51 8-bit microcontroller family
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),
low power, high speed (30/33 MHz)
Preliminary data
80C3xX2; 80C5xX2;
87C5xX2
AC ELECTRICAL CHARACTERISTICS (6-CLOCK MODE, 5 V ±10% OPERATION)
Tamb = 0 °C to +70 °C or –40 °C to +85 °C ; VCC = 5 V ±10%, VSS = 0 V1,2,3,4,5
Symbol Figure Parameter
Limits
16 MHz Clock
Unit
MIN
MAX
MIN
MAX
1/tCLCL 31
tLHLL
27
tAVLL
27
tLLAX
27
tLLIV
27
tLLPL
27
tPLPH
27
tPLIV
27
tPXIX
27
tPXIZ
27
tAVIV
27
tPLAZ
27
Data Memory
Oscillator frequency
ALE pulse width
Address valid to ALE low
Address hold after ALE low
ALE low to valid instruction in
ALE low to PSEN low
PSEN pulse width
PSEN low to valid instruction in
Input instruction hold after PSEN
Input instruction float after PSEN
Address to valid instruction in
PSEN low to address float
0
tCLCL–8
0.5 tCLCL –13
0.5 tCLCL –20
0.5 tCLCL –10
1.5 tCLCL –10
0
30
2 tCLCL –35
1.5 tCLCL –35
0.5 tCLCL –10
2.5 tCLCL –35
10
54.5
18.25
11.25
21.25
83.75
0
90
58.75
21.25
121.25
10
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tRLRH
28
tWLWH
29
tRLDV
28
tRHDX
28
tRHDZ
28
tLLDV
28
tAVDV
28
tLLWL
28, 29
tAVWL
28, 29
tQVWX
29
tWHQX
29
tQVWH
29
tRLAZ
28
tWHLH
28, 29
External Clock
RD pulse width
WR pulse width
RD low to valid data in
Data hold after RD
Data float after RD
ALE low to valid data in
Address to valid data in
ALE low to RD or WR low
Address valid to WR low or RD low
Data valid to WR transition
Data hold after WR
Data valid to WR high
RD low to address float
RD or WR high to ALE high
3 tCLCL –20
3 tCLCL –20
0
2.5 tCLCL –35
167.5
167.5
0
ns
ns
121.25 ns
ns
tCLCL –10
52.5
ns
4 tCLCL –35
215
ns
4.5 tCLCL –35
246.25 ns
1.5 tCLCL –15 1.5 tCLCL +15 78.75
108.75 ns
2 tCLCL –15
110
ns
0.5 tCLCL –25
6.25
ns
0.5 tCLCL –15
16.25
ns
3.5 tCLCL –5
213.75
ns
0
0
ns
0.5 tCLCL –10 0.5 tCLCL +10 21.25
41.25
ns
tCHCX
31
tCLCX
31
tCLCH
31
tCHCL
31
Shift register
High time
Low time
Rise time
Fall time
0.4 tCLCL
tCLCL – tCLCX
ns
0.4 tCLCL
tCLCL – tCHCX
ns
5
ns
5
ns
tXLXL
30
tQVXH
30
tXHQX
30
tXHDX
30
tXHDV
30
Serial port clock cycle time
Output data setup to clock rising edge
Output data hold after clock rising edge
Input data hold after clock rising edge
Clock rising edge to input data valid
6 tCLCL
5 tCLCL –25
tCLCL –15
0
375
ns
287.5
ns
47.5
ns
0
ns
5 tCLCL –133
179.5
ns
NOTES:
1. Parameters are valid over operating temperature range unless otherwise specified.
2. Load capacitance for port 0, ALE, and PSEN=100 pF, load capacitance for all outputs = 80 pF
3. Interfacing the microcontroller to devices with float time up to 45ns is permitted. This limited bus contention will not cause damage to port 0
drivers.
4. Parts are guaranteed by design to operate down to 0 Hz.
5. Data shown in the table are the best mathematical models for the set of measured values obtained in tests. If a particular parameter
calculated at a customer specified frequency has a negative value, it should be considered equal to zero.
2001 Sep 24
40
|
|
Share Link: 