NB6L295M
Table 5. AC CHARACTERISTICS VCC = VCC0 = VCC1 = 2.375 V to 3.6 V, GND = 0 V, TA = −40°C to +85°C (Note 10)
Symbol
Characteristic
fSCLK Serial Clock Input Frequency, 50% Duty Cycle
VOUTPP Output Voltage Amplitude (@ VINPPmin) fin ≤ 1.5 GHz
(Note 15) (See Figure 23)
Min
Typ
Max
20
210
380
fDATA Maximum Data Rate (Note 14)
2.5
tRange Programmable Delay Range (@ 50 MHz)
Dual Mode
IN0/IN0 to Q0/Q0 or IN1/IN1 to Q1/Q1
0
Extended Mode
IN0/IN0 to Q1/Q1
0
5.7
6.9
11.2
13.7
tSKEW
Duty Cycle Skew (Note 11)
Within Device Skew − Dual Mode
0
D[8:0] = 0
D[8:0] = 1
1
4
55
96
67
170
Lin
Linearity (Note 12)
ts
Setup Time (@ 20 MHz)
SDIN to SCLK
0.5
SCLK to SLOAD
1.5
EN to SDIN
0.5
$15
0.3
1.0
$20
th
Hold Time
SDIN to SCLK
1.0
0.6
SCLK to SLOAD
1.0
EN to SLOAD
0.5
tpwmin Minimum Pulse Width SLOAD
1
tJITTER
Random Clock Jitter RMS; SETMIN to SETMAX (Note 13)
fin ≤ 1.5 GHz
Dual Mode
IN0/IN0 to Q0/Q0 or IN1/IN1 to Q1/Q1
Extended Mode
IN0/IN0 to Q1/Q1
Deterministic Jitter; SETMIN to SETMAX (Note 14)
fDATA v 2.5 Gbps
Dual Mode
IN0/IN0 to Q0/Q0 or IN1/IN1 to Q1/Q1
2
6
4
12
2
15
VINPP
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 15)
150
VCC −
GND
tr, tf
Output Rise/Fall Times (@ 50 MHz), (20% − 80%) Qx, Qx
85
100
150
10. Measured by forcing VINPPmin and VINPPmax from a 50% duty cycle clock source, VCMR (min+max). All loading with an external
RL = 50 W to VCC. See Figure 20. Input edge rates 40 ps (20% − 80%).
11. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw− and Tpw+ @ 0.5 GHz.
12. Deviation from a linear delay (actual Min to Max) in the Dual Mode 511 programmable steps; 3.3 V @ 25°C, 400 mV VINPP.
13. Additive Random CLOCK jitter with 50% duty cycle input clock signal. 1000 WFMS, JIT3 Software.
14. NRZ data at PRBS23 and K28.5. 10,000 WFMS, TDS8000.
15. Input and output voltage swing is a single−ended measurement operating in differential mode.
Unit
MHz
mV
Gb/s
ns
ps
ps
ns
ns
ns
ps
mV
ps
Table 6. AC CHARACTERISTICS VCC = VCC0 = VCC1 = 2.375 V to 3.6 V, GND = 0 V, TA = −40°C to +85°C (Note 10)
−405C
+255C
+855C
Symbol
Characteristic
Min Typ Max Min Typ Max Min Typ Max Unit
tPLH,
tPHL
Propagation Delay (@ 50 MHz)
ns
Dual Mode IN0/IN0 to Q0/Q0 or IN1/IN1 to Q1/Q1
D[8:0] = 0
2.7 3.1 3.3 2.8 3.2 3.5 3.1 3.4 3.8
D[8:0] = 1
7.2 8.5 9.1 7.4 8.5 9.6 8.6 9.3 10.7
Extended Mode
D[8:0] = 0
D[8:0] = 1
IN0/IN0 to Q1/Q1
5.0 5.9 6.5 5.2 6.2 6.6 5.9 6.6 7.3
14 16.4 17.7 14.4 16.6 18.7 17 19 21
Dt
Step Delay
(Selected D Bit HIGH All Others LOW)
D0 HIGH
D1 HIGH
D2 HIGH
D3 HIGH
D4 HIGH
D5 HIGH
D6 HIGH
D7 HIGH
D8 HIGH
8.4
16.4
41.2
85
178
360
722
1448
2903
ns
12.4
25.1
58.3
108
210
405
796
1579
3143
http://onsemi.com
6