MC9S12DG128EMPV View Datasheet(PDF) - Motorola => Freescale

Part Name

Description

Manufacturer

MC9S12DG128EMPV

MC9S12DT128 Device User Guide V02.12

Motorola => Freescale 

Freescale SemicondMuCc9tSo12rD,TI1n28cD.evice User Guide — V02.12

And finally the frequency relationship is defined as

n = f--V-f--r-C-e---Of--- = 2 ⋅ (synr + 1) = 50

With the above values the resistance can be calculated. The example is shown for a loop bandwidth

fC=10KHz:

R = 2-----⋅---π---K--⋅--Φ-n-----⋅---f--C-- = 2*π*50*10kHz/(316.7Hz/Ω)=9.9kΩ =~ 10kΩ

The capacitance Cs can now be calculated as:

Cs = -π----2⋅---f--⋅C---ζ--⋅-2--R--- ≈ 0-f--C-.--5--⋅-1--R-6--;(ζ = 0.9) = 5.19nF =~ 4.7nF

The capacitance Cp should be chosen in the range of:

Cs ⁄ 20 ≤ Cp ≤ Cs ⁄ 10

Cp = 470pF

A.5.3.2 Jitter Information

The basic functionality of the PLL is shown in Figure A-2. With each transition of the clock fcmp, the

deviation from the reference clock fref is measured and input voltage to the VCO is adjusted

accordingly.The adjustment is done continuously with no abrupt changes in the clock output frequency.

Noise, voltage, temperature and other factors cause slight variations in the control loop resulting in a clock

jitter. This jitter affects the real minimum and maximum clock periods as illustrated in Figure A-3.

121

For More Information On This Product,

Go to: www.freescale.com

Share Link: