|Description||8-BIT HCS08 Central Processor Unit|
|MC9S08QG4CDTE Datasheet PDF : 314 Pages |
To provide the most up-to-date information, the revision of our documents on the World Wide Web will be
the most current. Your printed copy may be an earlier revision. To verify you have the latest information
available, refer to:
The following revision history table summarizes changes contained in this document.
2 Draft A
Description of Changes
Previous version was 1.01; revision numbering will increment by integers from now
Clarified PTA5 pullup behavior note; clarified that FCDIV is write once after reset;
expanded FPROT/NVPROT register description added note for servicing the COP
if the COP is enabled during an erase function; added requirements for using
ACMP0 in ACMP introduction; added factory trim value section to ICS introduction;
debug section added to Development Support chapter; updated RTI period and
added RTI graph to control timing section; other minor grammar edits.
Added 24-pin QFN package and updated the A-5. DC Characteristics table Supply
Incorporated core team markups from shared review. See Project Sync issue
#3313 for archive.
Added new part number information for the maskset revision 4.
Corrected bit 0 of KBISC register in the Table 4-2.
© Freescale Semiconductor, Inc., 2007-2008. All rights reserved.
|Direct download click here|
|Share Link :|