DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

MB86967 View Datasheet(PDF) - Fujitsu

Part Name
Description
Manufacturer
MB86967 Datasheet PDF : 129 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
MB86967
(Continued)
Bit no. Bit name
3 and 2 RBS1
RBS0
1 EOP/EOP
0 BYTE SWAP
Operation
Read/Write
Value
Function
The MB86967 has three internal register sets. Bank switching
by these bits allows the system to access each register set.
DLCR0 to DLCR7 can always be accessed irrespective of the
conditions of register banks.
RBS1 RBS2 Address 00H to 07H Address 08H to 0FH
0
0 DLCR0 to DLCR7 DLCR8 to DLCR15
0
1 DLCR0 to DLCR7 MAR8 to MAR15
1
0 DLCR0 to DLCR7 BMPR8 to BMPR15
1
1 DLCR0 to DLCR7
Reserved
Read/Write 0 Sets DMA end signal (EOP) input
pin Active Low
* : This bit is invalid in the
1 Sets DMA end signal (EOP) input
PCMCIA mode.
pin Active High
Read/Write 0 When the system bus is the 16-bit
mode, byte swapping is not
performed for access to BMPR8.
The bus is an Intel 16-bit bus.
* : Writing 1 to this bit is
prohibited in the PC
1 When the system bus is the 16-bit card mode. Always
mode, byte swapping is performed
for access to BMPR8, switching
write 0 to this bit.
between upper and lower data. The
bus is a Motorola 16-bit bus.
(9) DLCR8 to DLCR13: Node ID Registers
DLCR8
DLCR9
DLCR10
DLCR11
DLCR12
DLCR13
Bit 7
ID7
ID15
ID23
ID31
ID39
ID47
Bit 6
ID6
ID14
ID22
ID30
ID38
ID46
Bit 5
ID5
ID13
ID21
ID29
ID37
ID45
Bit 4
ID4
ID12
ID20
ID28
ID36
ID44
Bit 3
ID3
ID11
ID19
ID27
ID35
ID43
Bit 2
ID2
ID10
ID18
ID26
ID34
ID42
Bit 1
ID1
ID9
ID17
ID25
ID33
ID41
Bit 0
ID0
ID8
ID16
ID24
ID32
ID40
DLCR8 to DLCR13 store the node ID of the self office. After comparing the destination addresses in the receive
packet with the values of the node ID registers, the matching packets are received according to the setting
conditions of the Address Match Mode bits of DLCR5.
Usually, set bit 0 (ID 0) of DLCR8 to 0 (When bit 0 of the destination address is 1, the received data serve as
the multicast address and the packet is received according to the setting conditions of the Address Match Mode
bits of DLCR5, irrespective of their values).
The initial values of the node ID registers are undefined. Reading and writing are possible only when bit 7 (ENA
DLC) of DLCR6 is 1.
47
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]