DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

M41T93ZMY6F View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
M41T93ZMY6F
ST-Microelectronics
STMicroelectronics ST-Microelectronics
M41T93ZMY6F Datasheet PDF : 51 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
M41T93
Description
1.1
1.1.1
1.1.2
1.1.3
1.1.4
SPI signal description
Serial data output (SDO)
The output pin is used to transfer data serially out of the Memory. Data is shifted out on the
falling edge of the serial clock.
Serial data input (SDI)
The input pin is used to transfer data serially into the device. Instructions, addresses, and
the data to be written, are each received this way. Input is latched on the rising edge of the
serial clock.
Serial clock (SCL)
The serial clock provides the timing for the serial interface (as shown in Figure 19 on
page 41 and Figure 20 on page 41). The W/R Bit, addresses, or data are latched, from the
input pin, on the rising edge of the clock input. The output data on the SDO pin changes
state after the falling edge of the clock input.
The M41T93 can be driven by a microcontroller with its SPI peripheral running in either of
the two following modes:
(CPOL, CPHA) = ('0', '0'), or
(CPOL, CPHA) = ('1', '1').
For these two modes, input data (SDI) is latched in by the low-to-high transition of clock
SCL, and output data (SDO) is shifted out on the high-to-low transition of SCL (see Table 2
on page 10 and <Blue>Figure 6., page 10).
Chip enable (E)
When E is high, the memory device is deselected, and the SDO output pin is held in its high
impedance state.
After power-on, a high-to-low transition on E is required prior to the start of any operation.
11/51
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]