Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site


M24C32FDW5GP View Datasheet(PDF) - STMicroelectronics

Part NameM24C32FDW5GP ST-Microelectronics
STMicroelectronics ST-Microelectronics
Description128 Kbit, 64 Kbit and 32 Kbit serial I²C bus EEPROM
M24C32FDW5GP Datasheet PDF : 39 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Signal description
2
Signal description
M24128, M24C64, M24C32
2.1
Serial Clock (SCL)
This input signal is used to strobe all data in and out of the device. In applications where this
signal is used by slave devices to synchronize the bus to a slower clock, the bus master
must have an open drain output, and a pull-up resistor must be connected from Serial Clock
(SCL) to VCC. (Figure 5 indicates how the value of the pull-up resistor can be calculated). In
most applications, though, this method of synchronization is not employed, and so the pull-
up resistor is not necessary, provided that the bus master has a push-pull (rather than open
drain) output.
2.2
Serial Data (SDA)
This bi-directional signal is used to transfer data in or out of the device. It is an open drain
output that may be wire-OR’ed with other open drain or open collector signals on the bus. A
pull up resistor must be connected from Serial Data (SDA) to VCC. (Figure 5 indicates how
the value of the pull-up resistor can be calculated).
2.3
Chip Enable (E0, E1, E2)
These input signals are used to set the value that is to be looked for on the three least
significant bits (b3, b2, b1) of the 7-bit device select code. These inputs must be tied to VCC
or VSS, to establish the device select code as shown in Figure 4. When not connected (left
floating), these inputs are read as low (0,0,0).
Figure 4. Device select code
VCC
VCC
M24xxx
Ei
VSS
M24xxx
Ei
VSS
Ai12806
2.4
Write Control (WC)
This input signal is useful for protecting the entire contents of the memory from inadvertent
write operations. Write operations are disabled to the entire memory array when Write
Control (WC) is driven high. When unconnected, the signal is internally read as VIL, and
Write operations are allowed.
When Write Control (WC) is driven high, device select and Address bytes are
acknowledged, Data bytes are not acknowledged.
8/39
Direct download click here
 
HOME 'M24C32FDW5GP' Search
Share Link : 
한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]