DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

M2006-2AI670.8386 View Datasheet(PDF) - Integrated Circuit Systems

Part Name
Description
Manufacturer
M2006-2AI670.8386
ICST
Integrated Circuit Systems ICST
M2006-2AI670.8386 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
Integrated
Circuit
Systems, Inc.
M2006-12A
VCSO BASED FEC CLOCK PLL WITH HITLESS
The PLL
The PLL uses a phase detector and configurable
dividers to synchronize the output of the VCSO with
selected reference clock.
The “Mfin Divider” and “Mfec Divider” divide the VCSO
frequency, feeding the result into the phase detector.
The selected input reference clock is divided by the
“Rfec Divider”. The result is fed into the other input of
the phase detector.
The phase detector compares its two inputs. It then
outputs pulses to the loop filter as needed to increase or
decrease the VCSO frequency and thereby match and
lock the divider output’s frequency and phase to those
of the input reference clock.
Due to the narrow tuning range of the VCSO
(+200ppm), appropriate selection of all of the following
are required for the PLL be able to lock: VCSO center
frequency, input frequency, and divider selections.
See also “Maintaining PLL Lock:” on pg. 4.
Relationship Among Frequencies and Dividers
The VCSO center frequency must be specified at time
of order. The relationship between the VCSO (Fvcso)
frequency, the Mfin divider, the Mfec divider, the Rfec
divider, and the input reference frequency (Fin) is:
Fvcso
=
Fin
×
Mfin
×
-M-----f--e----c-
Rfec
As an example, for the M2006-12A-622.0800, the non-FEC
and inverse-FEC PLL ratios in Table 5 enable use with
these corresponding input reference frequencies:
M2006-12A-622.0800
VCSO Clock
Frequency (MHz) ÷
FEC Ratio
M2006-12A-622.0800
Base Input Ref.
= Frequency (MHz) 1
1/1
622.0800
622.08
238 / 255
237 / 255
666.5143
669.3266
236 / 255
672.1627
Table 7: Example FEC PLL Rations and Input Reference Frequencies
Note 1: Input reference clock (“Fin”) can be the base frequency
shown divided by “Mfin” (as shown in Table 4 on pg. 3).
Maintaining PLL Lock:
The narrow tuning range of the VCSO requires that the
input reference frequency must remain suitable for the
current look-up table selection. For example, when
switching between “Inverse FEC ratio” and “Non-FEC
ratio” look-up table selections (see Table 5 on pg. 3), the
input reference frequency must change accordingly in
order for the PLL to lock.
An out-of-lock condition due to an inappropriate
configuration will typically result in the VCSO
operating at its lower or upper frequency rail,
which is approximately 200ppm above or below
the nominal VCSO center frequency.
See also “Hitless Switching (HS)” (next) for an
additional issue with regard to phase locking.
Hitless Switching (HS)
The M2006-12A includes a proprietary Hitless
Switching (HS) feature that prevents an excessive
phase transient of the output clocks upon input
reference rearrangement. Upon the occurance of an
input reference phase change, or phase transient, PLL
bandwidth is lowered by the HS function. This limits the
rate of phase change in the output clocks. With proper
configuration of the external loop filter, the output clocks
will comply with MTIE (maximum time interval error)
specifications for GR-253 (SONET) and ITU G.813
(SDH) during input reference clock change, depending
on the magnitude of the resulting phase change.
The HS function uses a phase error detector at the
phase detector to detect a clock phase change. During
normal operation with a stable reference clock, the PLL
will be frequency locked and phase locked, resulting in
very little error at the phase detector (<1 ns). Upon the
selection of a new input reference clock at a different
clock phase, a phase error will occur at the phase
detector. The HS function is triggered with a phase error
greater than 4 ns, upon which a narrow PLL bandwidth
is applied. When the PLL locks to within 2 ns error at the
phase detector, wide bandwidth (normal) operation is
resumed.
The HS function is not suitable for situations in which an
unstable reference is used. Under normal conditions
the reference clock jitter should not induce phase jitter
at the phase detector beyond 2 ns. (This includes when
subjecting the system to jitter tolerance compliance
testing.) Because of this, the M2006-12A is not
recommended for use with some Stratum DPLL clock
sources, or with unstable recovered network clocks
intended for loop timing configuration. It is also not
recommended for complex FEC ratios where the phase
detector is operated at less 1 MHz. For these
applications the M2006-02A is suggested. The
M2006-02A is identical to the M2006-12A except that it
does not include the HS function (nor the APC pin and
phase build-out function, which are discussed in the
following section).
M2006-12A Datasheet Rev 1.0
4 of 10
Revised 28Jul2004
Integrated Circuit Systems, Inc. Networking & Communications www.icst.com tel (508) 852-5400
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]