Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits
Part Name  

LM10011 View Datasheet(PDF) - Texas Instruments

Part NameLM10011 TI
Texas Instruments TI
Description6/4-Bit VID Programmable Current DAC for Point of Load Regulators with Adjustable Start-Up Current
LM10011 Datasheet PDF : 24 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
www.ti.com
LM10011
SNVS822A – DECEMBER 2012 – REVISED NOVEMBER 2014
7.4 Device Functional Modes
Table 1 lists the functional modes of the LM10011 device.
MODE PIN CONNECTION
GND
VDD
Table 1. Mode Pin Summary
LOGIC STATE
0
1
DESCRIPTION
6-bit mode
4-bit mode
7.5 Programming
7.5.1 VID Programming, 6-Bit Mode
Four pins are used to communicate with the LM10011. In 6-bit mode (MODE = 0), VIDA, VIDB, and VIDC are
data lines, while VIDS is a latching strobe that programs in the LM10011 data. As shown in the 6-bit mode timing
diagram of Figure 1, the falling edge of VIDS latches in the data from VIDA, VIDB, and VIDC as the lower three
LSB of the IDAC_OUT value, [2:0]. After a minimum hold time (t2), the rising edge of VIDS latches in the data
from VIDA, VIDB, and VIDC as the upper three LSB of the IDAC_OUT value, [5:3]. Internally, a delay (t3,t1) on
VIDS allows for the setting of all VIDA, VIDB, and VIDC lines to change simultaneously as VIDS rises or falls.
7.5.2 VID Programming, 4-Bit Mode
The LM10011 includes a 4-bit mode to facilitate parallel VID communication. In 4-bit mode (MODE = 1), VIDC,
VIDB, VIDA, and VIDS are all parallel data lines. As shown in the 4-bit mode timing diagram in Figure 1, a
changing edge of any of the VID communication lines will change the IDAC_OUT current to the corresponding
new 4-bit value found on the data lines. There is a 3-μs deglitch filter to eliminate spurious noise events. The
data must overcome the deglitch time and the minimum hold time (t7) or else the IDAC_OUT pin current may not
reflect the value indicated at the VID data inputs. During the hold time, no other data line can be transitioned.
As mentioned in a previous section, for both the 4-bit and 6-bit mode, the VID data word is set so that the lowest
output current is seen at the highest VID data word (59.2 µA at a code of 0d in 6-bit mode and 56.4 µA in 4-bit
mode). Conversely, the lowest current is seen at the highest VID data word (0.06 µA at 63d or 15d). During VID
operation with the regulator, this will translate to the lowest output voltage with the lowest VID word, 0d, and the
highest output voltage with the highest VID word, 63d or 15d. The communications pins can be used with a low-
voltage microcontroller with a maximum VIL of 0.75 V and a minimum VIH of 1.0 V.
7.5.3 Programming the Start-Up Current
Depending on the value of RSET during start-up (when VDD > VUVLO_R and EN > VEN), the output current on
the IDAC_OUT pin will take on 1 of 16 discrete values corresponding to the currents available in the 4-bit mode.
These discrete start-up currents can be programmed by connecting a resistor (RSET) from the SET pin to GND. If
the EN voltage is toggled or a UVLO is triggered during operation, the current will default back to the value set by
the RSET resistor. It takes only one VID command transition in either 4-bit or 6-bit mode to change the current to
something other than the pre-programmed start-up current. The required RSET resistors and their corresponding
start-up currents codes can be found in Table 2.
Table 2. Start-Up–4-Bit Mode Currents with Corresponding RSET Values and Output Currents
VID CODE
0000b (0d)
NOMINAL IDAC_OUT CURRENT (µA)
56.4
RSET (kΩ)
0
0001b (1d)
52.7
21.0
0010b (2d)
48.9
35.7
0011b (3d)
45.2
51.1
0100b (4d)
41.4
71.5
0101b (5d)
37.7
86.6
0110b (6d)
33.9
105
0111b (7d)
30.1
118
1000b (8d)
26.4
140
1001b (9d)
22.6
154
Copyright © 2012–2014, Texas Instruments Incorporated
Product Folder Links: LM10011
Submit Documentation Feedback
11
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]