LC72131KMA View Datasheet(PDF) - SANYO -> Panasonic
Part Name
Description
Manufacturer
LC72131KMA Datasheet PDF : 22 Pages
| |||
LC72131K, LC72131KMA
Continued from preceding page.
No.
Control block/data
(4) I/O port specification
data
IOC1, IOC2
(5) Output port data
BO1 to BO4
IO1, IO2
(6) DO pin control data
DOC0
DOC1
DOC2
Functions
Specifies the I/O direction for the bidirectional pins IO1 and IO2.
Data: 0=input mode, 1=output mode
Data that determines the output from the BO1 to BO4, IO1 and IO2 output ports
Data: 0=open, 1=low
The data=0 (open) state is selected after the power-on reset.
Data that determines the DO pin output
DOC2
DOC1
DOC0
Do pin state
0
0
0
0
0
1
0
1
0
0
1
1
Open
Low when the unlock state is detected
end-UC *1
Open
1
0
0
1
0
1
1
1
0
1
1
1
Open
The IO1 pin state *2
The IO2 pin state *2
Open
The open state is selected after the power-on reset.
Note: 1. end-UC: Check for IF counter measurement completion
Related data
IOC1
IOC2
UL0, UL1
CTE
IOC1
IOC2
(7) Unlock detection
data
UL0, UL1
DO pin
(1) Count start
(2) Count end
(3)CE: High
(1) When end-UC is set and the IF counter is started (i.e., when CTE is changed from
zero to one), the DO pin automatically goes to the open state.
(2) When the IF counter measurement completes, the DO pin goes low to indicate the
measurement completion state.
(3) Depending on serial data I/O (CE: high) the DO pin goes to the open state.
Note: 2. Goes to the open state if the I/O pin is specified to be an output port.
Caution: The state of the DO pin during a data input period (an IN1 or IN2 mode period with CE
high) will be open, regardless of the state of the DO control data (DOC0 to DOC2).
Also, the DO pin during a data output period (an OUT mode period with CE high) will
output the contents of the internal DO serial data in synchronization with the CL pin
signal, regardless of the state of the DO control data (DOC0 to DOC2).
Selects the phase error (E) detection width for checking PLL lock.
A phase error in excess of the specified detection width is seen as an unlocked state.
UL1
UL0
0
0
0
1
1
0
1
1
E detection width
stopped
0
0.55s
1.11
Detector output
Open
E is output directry
E is extended by 1 to 2ms
DOC0
DOC1
DOC2
Note: In the unlocked state the DO pin goes low and the UL bit in the serial data becomes zero.
Continued on next page.
No.A0788-10/22
|
|
Share Link: 