Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

LC72121M-1998 查看數據表(PDF) - SANYO -> Panasonic

零件编号产品描述 (功能)生产厂家
LC72121M(1998) PLL Frequency Synthesizers for Electronic Tuning SANYO
SANYO -> Panasonic SANYO
LC72121M Datasheet PDF : 22 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC72121, 72121M, 72121V
Continued from preceding page.
Parameter
Output low-level voltage
Input high-level current
Input low-level current
Output off leakage current
High-level 3-state off leakage current
Low-level 3-state off leakage current
Input capacitance
Supply current
Symbol
Conditions
VOL1
VOL2
VOL3
VOL4
IIH1
IIH2
IIH3
IIH4
IIH5
IIH6
IIL1
IIL2
IIL3
IIL4
IIL5
IIL6
IOFF1
IOFF2
IOFFH
IOFFL
CIN
IDD1
IDD2
IDD3
PD: IO = 1 mA
BO1 to BO4, IO1, IO2: IO = 1 mA
BO1 to BO4, IO1, IO2: IO = 8 mA
DO: IO = 5 mA
AOUT: IO = 1 mA, AIN = 1.3 V
CE, DI, CL: VI = 6.5 V
IO1, IO2: VI = 13 V
XIN: VI = VDD
FMIN, AMIN: VI = VDD
IFIN: VI = VDD
AIN: VI = 6.5 V
CE, DI, CL: VI = 0 V
IO1, IO2: VI = 0 V
XIN: VI = 0 V
FMIN, AMIN: VI = 0 V
IFIN: VI = 0 V
AIN: VI = 0 V
BO1 to BO4, IO1, IO2, AOUT: VO = 13 V
DO: VO = 6.5 V
PD: VO = VDD
PD: VO = 0 V
FMIN
VDD: Xtal = 7.2 MHz, fIN2 = 130 MHz,
VIN2 = 20 mVrms
VDD: PLL block stopped (PLL inhibit mode)
Crystal oscillator operating
(crystal frequency: 7.2 MHz)
VDD: PLL block stopped, crystal oscillator
stopped
Ratings
min
typ
1.3
2.5
5.0
1.3
2.5
5.0
0.01
0.01
6
2.5
Unit
max
1.0
V
0.2
V
1.6
V
1.0
V
0.5
V
5.0
µA
5.0
µA
8
µA
15
µA
30
µA
200
nA
5.0
µA
5.0
µA
8
µA
15
µA
30
µA
200
nA
5.0
µA
5.0
µA
200
nA
200
nA
pF
6 mA
0.3
mA
10
µA
Pin Descriptions
Pin
name
Pin No.
LC72121
LC72121M
LC72121V
Type
Function
Equivalent circuit
XIN
1
XOUT
22
1
Xtal
24
• Crystal oscillator element connections (4.5 or 7.2 MHz)
FMIN
16
AMIN
15
• FMIN is selected when DVS in the serial data is set to 1.
• Input frequency: 10 to 160 MHz
Local
• The signal is passed through an internal divide-by-two prescaler and
17
oscillator
then input to the swallow counter.
signal input • The divisor can be set to a value in the range 272 to 65535. Since
the internal divide-by-two prescaler is used, the actual divisor will be
twice the set value.
• AMIN is selected when DVS in the serial data is set to 0.
• When SNS in the serial data is set to 1:
• Input frequency: 2 to 40 MHz
• The signal is input to the swallow counter directly.
Local
• The divisor can be set to a value in the range 272 to 65535. The
16
oscillator
set value becomes the actual divisor.
signal input • When SNS in the serial data is set to 0:
• Input frequency: 0.5 to 10 MHz
• The signal is input to a 12-bit programmable divider directly.
• The divisor can be set to a value in the range 4 to 4095. The set
value becomes the actual divisor.
Continued on next page.
No. 5815-5/22
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]