Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site


IDT7281LA30DGB8 View Datasheet(PDF) - Integrated Device Technology

Part NameIDT7281LA30DGB8 IDT
Integrated Device Technology IDT
DescriptionCMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
IDT7281LA30DGB8 Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IDT7201L/7201LA/7202LA CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9 and 1,024 x 9
COMMERCIAL, INDUSTRIAL AND MILITARY
TEMPERATURE RANGES
W
tRHF
R
tWHF
HF
HALF-FULL OR LESS
MORE THAN HALF-FULL
Figure 9. Half-Full Flag Timing
HALF-FULL OR LESS
2679 drw 11
WRITE TO
LAST PHYSICAL
LOCATION
W
R
tXOL
tXOH
READ FROM
LAST PHYSICAL
LOCATION
tXOL
tXOH
XO
Figure 10. Expansion Out
2679 drw 12
tXI
tXIR
XI
tXIS
WRITE TO
W
FIRST PHYSICAL
LOCATION
tXIS
READ FROM
R
FIRST PHYSICAL
LOCATION
Figure 11. Expansion In
2679 drw 13
OPERATING MODES:
Care must be taken to assure that the appropriate flag is monitored by
each system (i.e. FF is monitored on the device where W is used; EF is monitored
on the device where R is used). For additional information, refer to Tech Note
8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note
6: Designing with FIFOs.
SINGLE DEVICE MODE
A single IDT7200/7201A/7202A may be used when the application
requirements are for 256/512/1,024 words or less. These devices are in a
Single Device Configuration when the Expansion In (XI) control input is
grounded (see Figure 12).
DEPTH EXPANSION
The IDT7200/7201A/7202A can easily be adapted to applications when
the requirements are for greater than 256/512/1,024 words. Figure 14
demonstrates Depth Expansion using three IDT7200/7201A/7202As. Any
depth can be attained by adding additional IDT7200/7201A/7202As. These
FIFOs operate in the Depth Expansion mode when the following conditions
are met:
1. ThefirstdevicemustbedesignatedbygroundingtheFirstLoad(FL)control
input.
2. All other devices must have FL in the HIGH state.
3. TheExpansionOut(XO)pinofeachdevicemustbetiedtotheExpansion
In (XI) pin of the next device. See Figure 14.
4. ExternallogicisneededtogenerateacompositeFullFlag(FF)andEmpty
Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e.
all must be set to generate the correct composite FF or EF). See Figure
14.
5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in
the Depth Expansion Mode.
For additional information, refer to Tech Note 9: Cascading FIFOs or
FIFO Modules.
9
Direct download click here
 
HOME 'IDT7281LA30DGB8' Search
Share Link : 
한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]