Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site


GLT61132-40TQ View Datasheet(PDF) - G-Link Technology

Part NameGLT61132-40TQ G-Link
G-Link Technology  
Description256K X 16 CMOS DYNAMIC RAM WITH EXTENDED DATA OUTPUT


GLT61132-40TQ Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
G-LINK
GLT440L16
256K X 16 CMOS DYNAMIC RAM WITH EXTENDED DATA OUTPUT
Aug. 2000 (Rev.1.1)
Late Write Cycle ( OE Controlled Write) NOTE : DOUT = Open
tRC
VIH-
RAS
VIL-
tRAS
VIH-
CAS
VIL-
tCRP
tRCD
tCSH
tRSH
tCAS
tRP
tCRP
VIH-
Address
VIL-
VIH-
WE
VIL-
tASR
tRAD
tRAH
tASC
ROW
ADDRESS
tRCS
tRAL
tCAH
COLUMN
ADDRESS
tCWL
tRWL
tWP
VIH-
OE
VIL-
VIH-
DQ
VIL-
Read - Modify - Write Cycle
VIH-
RAS
VIL-
tOED
tDS
tOEH
tDH
COLUMN
ADDRESS
tRC
tRAS
Don't Care
tRP
VIH-
CAS
VIL-
VIH-
Address
VIL-
VIH-
WE
VIL-
VIH-
OE
VIL-
VI/OH-
DQ
VI/OL-
tCRP
tRCD
tASR
tRAH
tRAD
tASC
ROW
ADDR.
tCAH
COLUMN
ADDRESS
tCSH
tAWD
tCWD
tRSH
tCAS
tRWL
tCWL
tWP
tOEA
tCLZ
tAA
tRAC
tCAC
tOED
tOEZ
VALID
DATA-OUT
tDS
tDH
VALID
DATA-IN
tCRP
Don't Care
G-Link Technology Corporation
2701Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
- 10 -
G-Link Technology Corporation,Taiwan
6F, No. 24-2, Industry E, RD, IV, Science Based
Industrial Park, Hsin Chu, Taiwan.
Direct download click here
HOME 'GLT61132-40TQ' Search

Description :
The GLT440L16 is a 262,144 x 16 bit high-performance CMOS dynamic random access memory. The GLT44016 offers Fast Page mode with Extended Data Output, and has both BYTE WRITE and WORD WRITE access cycles via two CAS pins. The GLT440L16 has symmetric address and accepts 512-cycle refresh in 8ms interval All inputs are TTL compatible. EDO Page Mode operation allows random access up to 512 x 16 bits within a page, with cycle time as short as 14ns.
The GLT440L16 is best suited for graphics, and DSP applications requiring high performance memories.

Features :
* 262,144 words by 16 bits organization.
* Fast access time and cycle time.
* Dual CAS Input.
* Low power dissipation.
* Read-Modify-Write, RAS-Only Refresh, CAS -Before-RAS Refresh, Hidden Refresh and Test Mode Capability.
* 512 refresh cycles per 8ms.
* Available in 40-Pin 400 mil SOJ and 40/44 Pin TSOP(II)
* Single +3.3V±10% Power Supply.
* All inputs and Outputs are TTL compatible.
* Extended Data-Out(EDO) Page Mode operation.

 

Share Link : 

한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]