Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

AD14060BF-4 데이터 시트보기 (PDF) - Analog Devices

부품명상세내역제조사
AD14060BF-4 Quad-SHARC® DSP Multiprocessor Family ADI
Analog Devices ADI
AD14060BF-4 Datasheet PDF : 44 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
AD14060/AD14060L
Three-State Timing—Bus Master, Bus Slave, HBR, SBTS
These specifications show how the memory interface is disabled
(stops driving) or enabled (resumes driving) relative to CLKIN
and the SBTS pin. This timing is applicable to bus master tran-
sition cycles (BTC) and host transition cycles (HTC) as well as
the SBTS pin.
Parameter
Timing Requirements:
tSTSCK
tHTSCK
SBTS Setup Before CLKIN
SBTS Hold Before CLKIN
5V
Min
Max
3.3 V
Min
12 + DT/2
12 + DT/2
5.5 + DT/2
Switching Characteristics:
tMIENA
tMIENS
tMIENHG
tMITRA
tMITRS
tMITRHG
tDATEN
tDATTR
tACKEN
tACKTR
tADCEN
tADCTR
tMTRHBG
tMENHBG
Address/Select Enable After CLKIN
Strobes Enable After CLKIN1
HBG Enable After CLKIN
Address/Select Disable After CLKIN
Strobes Disable After CLKIN1
HBG Disable After CLKIN
Data Enable After CLKIN2
Data Disable After CLKIN2
ACK Enable After CLKIN2
ACK Disable After CLKIN2
ADRCLK Enable After CLKIN
ADRCLK Disable After CLKIN
Memory Interface Disable Before HBG Low3
Memory Interface Enable After HBG High3
–1.5 – DT/8
–1.5 – DT/8
–1.5 – DT/8
9 + 5DT/16
0 – DT/8
7.5 + DT/4
–1 – DT/8
–2 – DT/8
–1 + DT/8
18.5 + DT
1 – DT/4
2.5 – DT/4
3 – DT/4
8 – DT/8
7 – DT/8
9 – DT/4
–1.25 – DT/8
–1.5 – DT/8
–1.5 – DT/8
9 + 5DT/16
0 – DT/8
7.5 + DT/4
–1 – DT/8
–2 – DT/8
–1 + DT/8
18.5 + DT
NOTES
1Strobes = RD, WR, SW, PAGE, DMAG.
2In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.
3Memory Interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, BMS (in EPROM boot mode).
Max
5.5 + DT/2
1 – DT/4
2.5 – DT/4
3 – DT/4
8 – DT/8
7 – DT/8
9 – DT/4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CLKIN
SBTS
MEMORY
INTERFACE
DATA
ACK
ADRCLK
tMIENA, tMIENS, tMIENHG
tDATEN
tACKEN
tADCEN
tSTSCK
tHTSCK
tMITRA, tMITRS, tMITRHG
tDATTR
tACKTR
tADCTR
HBG
MEMORY
INTERFACE
tMENHBG
MEMORY INTERFACE = ADDRESS, RD, WR, MSx, SW, HBG, PAGE, DMAGx. BMS (IN EPROM BOOT MODE)
Figure 20. Three-State Timing
REV. A
–27–
tMTRHBG
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]