Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

HI-8581 View Datasheet(PDF) - Holt Integrated Circuits

Part NameDescriptionManufacturer
HI-8581 ARINC 429 Transmitter with Line Driver and Dual Receivers HOLTIC
Holt Integrated Circuits HOLTIC
HI-8581 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
August 2013
HI-8581, HI-8589
Transmitter with Line Driver and Dual Receivers
The HI-8581 and HI-8589 from Holt Integrated Circuits are
silicon gate CMOS devices for interfacing a 16-bit parallel
data bus directly to the ARINC 429 serial bus. Both
devices provide two receivers, an independent transmitter
and line driver capability in a single package. The receiver
input circuitry and logic are designed to meet the
ARINC 429 specifications for loading, level detection,
timing, and protocol. The transmitter section provides the
ARINC 429 communication protocol and the line driver
circuits provide the ARINC 429 output levels.
The 16-bit parallel data bus exchanges the 32-bit ARINC
data word in two steps when either loading the transmitter
or interrogating the receivers. The data bus interfaces
with CMOS and TTL.
The HI-8581 has 37.5 ohms in series with each line driver
output. The HI-8589 provides the option to bypass most of
the internal output resistance so that external series
resistance may be added for lighting protection and still
match the 75 ohm characteristic impedance of the ARINC
Each independent receiver monitors the data stream with
a sampling rate 10 times the data rate. The sampling rate
is software selectable at either 1MHz or 125KHz. The
results of a parity check are available as the 32nd ARINC
bit. The HI-8581 and HI-8589 examine the null and data
timings and will reject erroneous patterns. For example,
with a 125 KHz clock selection, the data frequency must
be between 10.4 KHz and 15.6 KHz.
The transmitter has a First In, First Out (FIFO) memory to
store 8 ARINC words for transmission. The data rate of
the transmitter is software selectable by dividing the
master clock, CLK, by either 10 or 80. The master clock is
used to set the timing of the ARINC transmission within the
required resolution.
• ARINC specification 429 compliant
• Direct receiver and transmitter interface to ARINC
bus in a single device
• 16-Bit parallel data bus
• Timing control 10 times the data rate
• Selectable data clocks
• Receiver error rejection per ARINC 429 standard
• Automatic transmitter data timing
• Self test mode
• Parity functions
• Low power
• Industrial & extended temperature ranges
429DI2(B) - 1
D/R1 - 2
D/R2 - 3
SEL - 4
EN1 - 5
EN2 - 6
BD15 - 7
BD14 - 8
BD13 - 9
BD12 - 10
BD11 - 11
33 - ENTX
32 - N/C
31 - V+
30 - TXB(OUT)
29 - TXA(OUT)
28 - V-
27 - GND
26 - TX/R
25 - PL2
24 - PL1
23 - BD00
• Avionics data communication
• Serial to parallel conversion
44-Pin Plastic Quad Flat Pack (PQFP)
(See page 12 for additional pin configurations)
• Parallel to serial conversion
(DS8581 Rev. J)
Direct download click here


Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]