Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

HCPL-0314-060 查看數據表(PDF) - HP => Agilent Technologies

零件编号产品描述 (功能)生产厂家
HCPL-0314-060 0.4 Amp Output Current IGBT Gate Drive Optocoupler HP
HP => Agilent Technologies HP
HCPL-0314-060 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Switching Specifications (AC)
Over recommended operating conditions unless otherwise specified.
Parameter
Propagation Delay Time to
High Output Level
Propagation Delay Time to
Low Output Level
Propagation Delay
Difference Between Any
Two Parts or Channels
Rise Time
Fall Time
Output High Level Common
Mode Transient Immunity
Output Low Level Common
Mode Transient Immunity
Symbol Min. Typ.
tPLH
0.1
0.2
tPHL
0.1
0.3
PDD
-0.5
tR
50
tF
50
|CMH| 10
|CML|
10
Max.
0.7
0.7
0.5
Test
Units Conditions Fig.
Note
µs
Rg = 47 , 10,11, 14
Cg = 3 nF, 12,13,
µs
f = 10 kHz, 14,17
Duty Cycle =
µs
50%,
IF = 8 mA,
10
VCC = 30 V
ns
ns
kV/µs TA = 25°C, 18
11
VCM = 1 kV
kV/µs
18
12
Package Characteristics
Parameter
Test
Symbol Min. Typ. Max. Units Conditions Fig. Note
Input-Output Momentary
VISO
2500
Withstand Voltage
Vrms TA=25°C,
8,9
RH<50% for
Input-Output Resistance
RI-O
1012
VI-O=500 V
9
Input-Output Capacitance CI-O
0.6
pF
Freq=1 MHz
Notes:
1. Derate linearly above 70°C free air temperature at a rate of 0.3 mA/°C.
2. Maximum pulse width = 10 µs, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with IO peak
minimum = 0.4 A. See Application section for additional details on limiting IOL peak.
3. Derate linearly above 85°C, free air temperature at the rate of 4.0 mW/°C.
4. Input power dissipation does not require derating.
5. Maximum pulse width = 50 µs, maximum duty cycle = 0.5%.
6. In this test, VOH is measured with a DC load current. When driving capacitive load VOH will approach VCC as IOH approaches zero amps.
7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
8. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage 3000 Vrms for 1 second (leakage detection
current limit II-O 5 µA). This test is performed before 100% production test for partial discharge (method B) shown in the VDE 0884 Insulation
Characteristics Table, if applicable.
9. Device considered a two-terminal device: pins on input side shorted together and pins on output side shorted together.
10. PDD is the difference between tPHL and tPLH between any two parts or channels under the same test conditions.
11. Common mode transient immunity in the high state is the maximum tolerable |dVcm/dt| of the common mode pulse VCM to assure that the output
will remain in the high state (i.e. Vo > 6.0 V).
12. Common mode transient immunity in a low state is the maximum tolerable |dVCM/dt| of the common mode pulse, VCM, to assure that the output
will remain in a low state (i.e. Vo < 1.0 V).
13. This load condition approximates the gate load of a 1200 V/25 A IGBT.
14. The power supply current increases when operating frequency and Qg of the driven IGBT increases.
7
Direct download click here

 

Share Link : 
All Rights Reserved© datasheetq.com 2015 - 2019  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]