DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

HCF40193BC1 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
HCF40193BC1 Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HCC/HCF40192B
HCC/HCF40193B
PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK
WITH RESET) 40192B – BCD TYPE 40193B – BINARY TYPE
. INDIVIDUAL CLOCK LINES FOR COUNTING
UP OR COUNTING DOWN
. SYNCHRONOUS HIGH-SPEED CARRY AND
BORROW PROPAGATION DELAYS FOR CAS-
CADING
. ASYNCHRONOUS RESET AND PRESET CA-
PABILITY
. MEDIUM-SPEED OPERATION - fCL = 8MHz
(typ.) @ 10V
. STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
. 5V, 10V, AND 15V PARAMETRIC RATINGS
. INPUT CURRENT OF 100nA AT 18V AND 25°C
FOR HCC DEVICE
. 100% TESTED FOR QUIESCENT CURRENT
. MEETS ALL REQUIREMENTS OF JEDECTEN-
TATIVE STANDARD N° 13A, ”STANDARD SPE-
CIFICATIONS FOR DESCRIPTION OF ”B”
SERIES CMOS DEVICES”
EY
F
(Plastic Package) (Ceramic Frit Seal Package)
M1
(Chip Carrier)
C1
(Plastic Chip Carrier)
ORDER CODES :
HCC401XXBF
HCF401XXBM1
HCF401XXBEY HCF401XXBC1
DESCRIPTION
The HCC40192B, HCC40193B, (extended tem-
perature range) and the HCF40192B, HCF40193B
(intermediate temperature range) are monolithic in-
tegrated circuits, available in 16-lead dual in-line
plastic or ceramic package and platic micro pack-
age. The HCC/HCF40192B Presettable BCD
Up/Down Counter and the HCC/HCF40193B Pres-
ettable Binary Up/Down Counter each consist of 4
synchronously clocked, gated ”D” type flip-flops
connected as a counter. The inputs consist of 4 in-
dividual jam lines, a PRESET ENABLE control, in-
dividual CLOCK UP and CLOCK DOWN signals
and a master RESET. Four buffered Q signal out-
puts as well as CARRY and BORROW outputs for
multiple-stage counting schemes are provided. The
counter is cleared so that all outputs are in a low
state by a high on the RESET line. A RESET is ac-
complished asynchronously with the clock. Each
output is individually programmable asynchron-
ously with the clock to the level on the corresponding
jam input when thePRESET ENABLE control is low.
The counter counts up one count on the positive
clock edge of the CLOCK UP signal provided the
CLOCK DOWN line is high. The counter counts
down one count on the positive clock edge of the
CLOCK DOWN signal provided the CLOCK UP line
June 1989
PIN CONNECTIONS
1/15
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]