DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

AD8522AR-REEL View Datasheet(PDF) - Analog Devices

Part Name
Description
Manufacturer
AD8522AR-REEL
ADI
Analog Devices ADI
AD8522AR-REEL Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
AD8522
Pin
SDI
CLK
CS
LDA/B
SDO
RS
MSB
VDD
AGND
DGND
VREF
VOUT A/B
PIN DESCRIPTION
Function
Serial Data Input, input data loads directly into the shift register.
Clock input, positive edge clocks data into shift register.
Chip Select, active low input. Prevents shift register loading when high. Does not affect LDA and LDB operation.
Load DAC register strobes, active low. Transfers shift register data to DAC register. See truth table for operation.
Software decode feature only requires one LD strobe. Tie LDA and LDB together or use one of them with the
other pin tied high.
Serial Data Output. Output of shift register, always active.
Resets DAC registers to condition determined by MSB pin. Active low input.
Digital input: High presets DAC registers to half scale (800H); Low clears all registers to zero (000H), when RS is
strobed to active low.
Positive +5 V power supply input. Tolerance ± 10%.
Analog Ground Input.
Digital Ground Input.
Reference Voltage Output, 2.5 V nominal.
DAC A/B voltage outputs, 4.095 V full scale, ± 5 mA output.
PIN CONFIGURATION
14-Pin Plastic DIP
14-Lead SO-14
VOUTA 1
14 VOUTB
AGND 2
13 VREF
DGND 3 AD8522 12 VDD
CS 4 (Not To Scale) 11 MSB
1
CLK 5
10 RS
SDI 6
9 LDA
SDO 7
8 LDB
Table II. Truth Tables
DAC Register Preset
RS MSB Register Activity
00
01
1X
Asynchronously Resets DAC Registers to Zero
Scale
Asynchronously Presets DAC Registers to
Half Scale (800H)
None
Shift Register
CS CLK Shift Register
1X
0
No Effect
Shifts Register One Bit, SDO Outputs Data
from 16 Clocks Earlier
ABSOLUTE MAXIMUM RATINGS*
VDD to DGND & AGND . . . . . . . . . . . . . . . . . . . –0.3 V, +7 V
Logic Inputs and Output to DGND . . . . . –0.3 V, VDD + 0.3 V
VOUT to AGND . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
VREF to AGND . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD
IOUT Short Circuit to GND or VDD . . . . . . . . . . . . . . . . 50 mA
Package Power Dissipation . . . . . . . . . . . . . . . (TJ max–TA)/θJA
Thermal Resistance, θJA
14-Pin Plastic DIP Package (N-14) . . . . . . . . . . . . . 83°C/W
14-Lead SOIC Package (SO-14) . . . . . . . . . . . . . . 120°C/W
Maximum Junction Temperature (TJ max) . . . . . . . . . . 150°C
Operating Temperature Range . . . . . . . . . . . . . –40°C to +85°C
Storage Temperature Range . . . . . . . . . . . . . –65°C to +150°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . . +300°C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Model
AD8522AN
AD8522AR
ORDERING GUIDE
Temperature
Range
–40°C to +85°C
–40°C to +85°C
Package
Package
Description Option
14-Pin P-DIP N-14
14-Lead SOIC SO-14
The AD8522 contains 1482 transistors.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD8522 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
–4–
REV. A
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]