DatasheetQ Logo
Electronic component search and free download site.
Transistors,MosFET ,Diode,Integrated circuits

DM74LS164 View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
Manufacturer
DM74LS164
Fairchild
Fairchild Semiconductor Fairchild
DM74LS164 Datasheet PDF : 5 Pages
1 2 3 4 5
August 1986
Revised April 2000
DM74LS164
8-Bit Serial In/Parallel Out Shift Register
General Description
These 8-bit shift registers feature gated serial inputs and
an asynchronous clear. A low logic level at either input
inhibits entry of the new data, and resets the first flip-flop to
the low level at the next clock pulse, thus providing com-
plete control over incoming data. A high logic level on
either input enables the other input, which will then deter-
mine the state of the first flip-flop. Data at the serial inputs
may be changed while the clock is HIGH or LOW, but only
information meeting the setup and hold time requirements
will be entered. Clocking occurs on the LOW-to-HIGH level
transition of the clock input. All inputs are diode-clamped to
minimize transmission-line effects.
Features
s Gated (enable/disable) serial inputs
s Fully buffered clock and serial inputs
s Asynchronous clear
s Typical clock frequency 36 MHz
s Typical power dissipation 80 mW
Ordering Code:
Order Number Package Number
Package Description
DM74LS164M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS164N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
Outputs
Clear Clock A B QA QB ... QH
L
X
XX L
L
...
L
H
L
X X QA0 QB0 ... QH0
H
H H H QAn ... QGn
H
L X L QAn ... QGn
H
X L L QAn ... QGn
H = HIGH Level (steady state)
L = LOW Level (steady state)
X = Don't Care (any input, including transitions)
↑ = Transition from LOW-to-HIGH level
QA0, QB0, QH0 = The level of QA, QB, or QH, respectively, before the
indicated steady-state input conditions were established.
QAn, QGn = The level of QA or QG before the most recent transition of the
clock; indicates a one-bit shift.
© 2000 Fairchild Semiconductor Corporation DS006398
www.fairchildsemi.com
 

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]