Integrated circuits, Transistor, Semiconductors Free Datasheet Search and Download Site


APA075-PQ256M View Datasheet(PDF) - Actel Corporation

Part NameAPA075-PQ256M ACTEL
Actel Corporation ACTEL
DescriptionProASICPLUS® Flash Family FPGAs
APA075-PQ256M Datasheet PDF : 178 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ProASICPLUS Flash Family FPGAs
ProASICPLUS Architecture
The proprietary ProASICPLUS architecture provides
granularity comparable to gate arrays.
The ProASICPLUS device core consists of a Sea-of-Tiles
(Figure 1-1). Each tile can be configured as a three-input
logic function (e.g., NAND gate, D-Flip-Flop, etc.) by
programming the appropriate flash switch
interconnections (Figure 1-2 and Figure 1-3 on page 1-3).
Tiles and larger functions are connected with any of the
four levels of routing hierarchy. Flash switches are
distributed throughout the device to provide
nonvolatile, reconfigurable interconnect programming.
Flash switches are programmed to connect signal lines to
the appropriate logic cell inputs and outputs. Dedicated
high-performance lines are connected as needed for fast,
low-skew global signal distribution throughout the core.
Maximum core utilization is possible for virtually any
design.
ProASICPLUS devices also contain embedded, two-port
SRAM blocks with built-in FIFO/RAM control logic.
Programming options include synchronous or
asynchronous operation, two-port RAM configurations,
user-defined depth and width, and parity generation or
checking. Refer to the "Embedded Memory
Specifications" section on page 2-54 for more
information.
RAM Block
256x9 Two-Port SRAM
or FIFO Block
I/Os
Logic Tile
RAM Block
256x9 Two Port SRAM
or FIFO Block
Figure 1-1 • The ProASICPLUS Device Architecture
Floating Gate Switch In
Sensing
Word
Figure 1-2 • Flash Switch
Switching
Switch Out
1-2
v5.9
Direct download click here
 
HOME 'APA075-PQ256M' Search
Share Link : 
한국어     日本語     русский     简体中文     español
@ 2015 - 2018  [ Home  ] [ Privacy Policy ] [ Request Datasheet  ] [ Contact Us ]