APA150-CQG256M View Datasheet(PDF) - Actel Corporation
Part Name
Description
Manufacturer
APA150-CQG256M Datasheet PDF : 178 Pages
| |||
ProASICPLUS Flash Family FPGAs
Previous version Changes in current version (v5.9)
Advance v0.6
(continued)
The "Calculating Typical Power Dissipation" section was updated.
The "Absolute Maximum Ratings*" section was updated.
The "Programming, Storage, and Operating Limits" section was updated.
The "Nominal Supply Voltages’ section was updated.
The "Recommended Operating Conditions" section was updated.
The "DC Electrical Specifications (VDDP = 2.5 V ±0.2V)" section was updated.
The "DC Electrical Specifications (VDDP = 3.3 V ±0.3 V and VDD = 2.5 V ±0.2 V) Applies to
Military Temperature and MIL-STD-883B Temperature Only" section was updated.
The "Synchronous Write and Read to the Same Location" section was updated.
The "Asynchronous Write and Synchronous Read to the Same Location" section was updated.
The "Asynchronous FIFO Read" section was updated.
The "Pin Description" section has been updated.
The "Recommended Design Practice for VPN/VPP" section is new.
The "100-Pin TQFP" section is new.
The "484-Pin FBGA" section is new.
Advance v0.5
Advance v0.4
The description for the VPN pin has changed.
The "Plastic Device Resources" section has been updated.
Figure 2-9 • ProASICPLUS JTAG Boundary Scan Test Logic Circuit and Figure 2-10 • TAP
Controller State Diagram have been updated.
The "Tristate Buffer Delays" section has been updated.
The "Output Buffer Delays" section has been updated.
The "Input Buffer Delays" section has been updated.
The "Global Input Buffer Delays" section has been updated.
The "456-Pin PBGA" section has been updated.
The "676-Pin FBGA" section has been updated.
Advance v0.3
The "ProASICPLUS Product Profile" section has been changed.
The "Plastic Device Resources" section has been updated.
The "ProASICPLUS I/O Power Supply Voltages" sectionhas been updated.
WDATA has ben changed to DI, and RDATA has been changed to DO to make them consistent
with the signal names found in the Macro Library Guide.
Figure 2-18 • Example SRAM Block Diagrams and Figure 2-19 • Basic FIFO Block Diagrams
have been updated.
The "Design Environment" section and Figure 2-23 • Tristate Buffer Delays have been
updated.
The table in the "Package Thermal Characteristics" section has been updated.
The "Calculating Typical Power Dissipation" section is new.
The "Programming, Storage, and Operating Limits" section is new.
The "Nominal Supply Voltages’ section has been updated.
The "DC Electrical Specifications (VDDP = 2.5 V ±0.2V)" section was updated.
The "DC Electrical Specifications (VDDP = 3.3 V ±0.3 V and VDD = 2.5 V ±0.2 V) Applies to
Military Temperature and MIL-STD-883B Temperature Only" section was updated.
The "Recommended Operating Conditions" section was updated.
The "ProASICPLUS Clock Management System" section was updated.
Figure 2-11 • PLL Block – Top-Level View and Detailed PLL Block Diagram was updated.
Figure 2-10 • TAP Controller State Diagram is new.
Tables 5, 6, and 7 from Advanced v0.3 were removed.
Page
2-28
2-31
2-31
1-34
2-33
2-34
2-38
2-61
2-62
2-67
2-73
2-74
3-1
3-45
2-74
ii
2-11
2-42
2-44
2-46
2-48
3-22
3-51
i
ii
2-6
2-22
and 2-23
2-25
and 2-42
2-27
2-28
2-31
1-34
2-34
2-38
2-33
2-10
2-11
2-9
v5.9
4-7
|
|
Share Link: 