ADV7173 View Datasheet(PDF) - Analog Devices
Part Name
Description
Manufacturer
ADV7173 Datasheet PDF : 60 Pages
| |||
ADV7172/ADV7173
Mnemonic
P7–P0
CLOCK
HSYNC
FIELD/VSYNC
Input/Output
I
I
I/O
I/O
BLANK
I/O
SCRESET/RTC I
VREF
I/O
RSET1
I
RSET2
I
COMP1
O
COMP2
O
DAC A
O
DAC B
O
DAC C
O
DAC D
O
DAC E
O
DAC F
O
SCLOCK
I
SDATA
I/O
CLAMP
O
PAL_NTSC
I
VSO
O
CSO_HSO
O
ALSB
I
RESET
I
TTX
I
TTXREQ
O
VAA
P
GND
G
PIN FUNCTION DESCRIPTION
Function
8-Bit 4:2:2 Multiplexed YCrCb Pixel Port (P7–P0) P0 represents the LSB.
TTL Clock Input. Requires a stable 27 MHz reference clock for standard operation. Alter-
natively, a 24.5454 MHz (NTSC) or 29.5 MHz (PAL) can be used for square pixel operation.
HSYNC (Modes 1 and 2) Control Signal. This pin may be configured to output (Master
Mode) or as an input and accept (Slave Mode) Sync signals.
Dual Function FIELD (Mode 1) and VSYNC (Mode 2) Control Signal. This pin may be
configured to output (Master Mode) or as an input (Slave Mode) and accept these
control signals.
Video Blanking Control Signal. The pixel inputs are ignored when this is Logic Level “0.”
This signal is optional.
This pin can be configured as an input by setting MR42 and MR41 of Mode Register 4. It
can be configured as a subcarrier reset pin, in which case a low-to-high transition on this
pin will reset the subcarrier phase to Field 0. Alternatively it may be configured as a Real-
Time Control (RTC) Input.
Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
A 150 Ω resistor connected from this pin to GND is used to control full-scale amplitudes of
the Video Signals from DACs A, B, and C (the “large” DACs).
A 600 Ω resistor connected from this pin to GND is used to control full-scale amplitudes of
the Video Signals from DACs D, E, and F (the “small” DACs).
Compensation Pin for DACs A, B, and C. Connect a 0.1 µF Capacitor from COMP to
VAA. For Optimum Dynamic Performance in Low Power Mode, the value of the
COMP1 capacitor can be lowered to as low as 2.2 nF.
Compensation Pin for DACs D, E, and F. Connect a 0.1 µF Capacitor from COMP to VAA.
GREEN/Composite/Y Analog Output. This DAC is capable of providing 34.66 mA output.
BLUE/S-Video Y/U Analog Output. This DAC is capable of providing 34.66 mA output.
RED/S-Video C/V Analog Output. This DAC is capable of providing 34.66 mA output.
GREEN/Composite/Y Analog Output. This DAC is capable of providing 8.66 mA output.
BLUE/S-Video Y/U Analog Output. This DAC is capable of providing 8.66 mA output.
RED/S-Video C/V Analog Output. This DAC is capable of providing 8.66 mA output.
MPU Port Serial Interface Clock Input.
MPU Port Serial Data Input/Output.
TTL Output Signal to external circuitry to enable clamping of all video signals.
Input signal to select PAL or NTSC mode of operation, pin set to Logic “1” selects PAL.
VSO TTL Output Sync Signal.
Dual Function CSO or HSO TTL Output Sync Signal.
TTL Address Input. This signal sets up the LSB of the MPU address.
The input resets the on-chip timing generator and sets the ADV7172/ADV7173 into
default mode. This is NTSC operation, Timing Slave Mode 0, DACs A, B, and C powered
OFF, DACs D, E, and F powered ON, Composite and S-Video out.
Teletext Data Input Pin.
Teletext Data Request output signal used to control teletext data transfer.
Power Supply (3 V to 5 V).
Ground Pin.
–10–
REV. B
|
|
Share Link: 